


Unit-1

Number System

Analog & digital signals


→ Analog signals = These are continuous signals and they have values in limited range.



⇒ Disadvantages of Analog signals

- Noise in channels
- When we transmit analog signals through a medium then at output we get weak signals

→ Digital signals = It only changes b/w 2 discrete levels of voltage or values



→ Positive logic:-

5V High
3-5V

0V Low

→ Negative logic:-

5V Low
3-5V

0V High

⇒ Application & advantages of Digital System

- easier to design
- fast response time
- Information can be restore and retrieved easily
- Accurate
- less effected by Noise
- Programmed by a set of stored instruction
- can be fabricated in chips

Decimal number system = It is also called arakhi numerals, It has ten symbols i.e 0 to 9.

Its base or radix is 10.

NOTE = Largest digit in any number system is equals to radix-1

ex:- largest digit in decimal no. = $10-1=9$

⇒ Weight :-

| | |
|--|-------------------|
| 45 | weight of 4 is 10 |
| $\begin{array}{c} \downarrow \quad \downarrow \\ 4 \times 10 \quad 5 \times 1 \end{array}$ | weight of 5 is 1 |

Binary number system = It has 2 symbols i.e 0 and 1 and its radix is 2. 0 and 1 are called as bits

ex:- $\overbrace{0101}$

MSB (Most significant bit) LSB (Least significant bit)

⇒ 8421 System / code

| 8 | 4 | 2 | 1 | Decimal |
|-------|-------|-------|-------|---------|
| B_3 | B_2 | B_1 | B_0 | |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |

| B_3 | B_2 | B_1 | B_0 | Decimal |
|-------|-------|-------|-------|---------|
| 0 | 1 | 1 | 0 | 6 |
| 1 | 0 | 0 | 1 | 9 |

By this system we can count to 15
(vaha vaha 1 likh dena fine add krke vo decimal no. aa rha he).

for more than 15 we use 16 bit code.

⇒ 16 8 4 2 1 System / code

| 16 | 8 | 4 | 2 | 1 | Decimal |
|-------|-------|-------|-------|-------|---------|
| B_4 | B_3 | B_2 | B_1 | B_0 | |
| 1 | 0 | 0 | 0 | 0 | 16 |
| 1 | 0 | 1 | 0 | 0 | 20 |
| 1 | 1 | 0 | 0 | 1 | 25 |

here we can count to 31

⇒ formula for highest decimal no. :-

highest decimal no. = $2^n - 1$

$n = \text{bits}$

ex = if we are having 4 bit binary number then, highest decimal no. = $2^4 - 1$

⇒ $16-1 \Rightarrow 15$

⇒ Imp facts :-

- collection of 4 bits = a nibble
- collection of 8 bits = 1 byte
- ⇒ 1 byte = 2 nibble

Binary to decimal conversion

→ A no. with decimal point is represented by a series of coefficient as:- $a_4 a_3 a_2 a_1 a_0 \cdot a_{-1} a_{-2} a_{-3}$

ex:- $\frac{1}{2^3} \frac{1}{2^2} \frac{0}{2^1} \frac{0}{2^0} \cdot \frac{1}{2^{-1}} \frac{1}{2^{-2}}$

→ A no. expressed in base x system has coefficients multiplied by powers of x :-

$$a_n x^n + a_{n-1} x^{n-1} + \dots + a_2 x^2 + a_1 x + a_0 + a_{-1} x^{-1} + a_{-2} x^{-2} + \dots + a_{-m} x^{-m}$$

ex:- (1) $(11010.11)_2 = (?)_{10}$

Solⁿ $1x2^4 + 1x2^3 + 0x2^2 + 1x2^1 + 0x2^0 + 1x2^{-1} + 1x2^{-2}$

$$\Rightarrow 16 + 8 + 2 + \frac{1}{2} + \frac{1}{8} \Rightarrow 26 + \frac{10}{16}$$

$$\Rightarrow (26.75)_{10} \text{ ans}$$

(2) $(110101)_2 = (?)_{10}$

$$\Rightarrow 1x2^5 + 1x2^4 + 0x2^3 + 1x2^2 + 0x2^1 + 1x2^0$$

$$\Rightarrow 32 + 16 + 0 + 4 + 0 + 1 \Rightarrow (53)_{10}$$

(3) $(1101101)_2 = (?)_{10}$

$$\Rightarrow 1x2^6 + 1x2^5 + 0x2^4 + 1x2^3 + 1x2^2 + 0x2^1 + 1x2^0$$

$$\Rightarrow 64 + 32 + 0 + 8 + 4 + 1 \Rightarrow (109)_{10}$$

(4) $(110110)_2 = (?)_{10}$

$$\Rightarrow 1x2^5 + 1x2^4 + 0x2^3 + 1x2^2 + 1x2^1 + 0x2^0$$

$$\Rightarrow 32 + 16 + 4 + 2 \Rightarrow (54)_{10}$$

(5) $(111.101)_2 = (?)_{10}$

$$\Rightarrow 1x2^2 + 1x2^1 + 1x2^0 + 1x2^{-1} + 0x2^{-2} + 1x2^{-3}$$

$$\Rightarrow 4 + 2 + 1 + \frac{1}{2} + \frac{1}{8} \Rightarrow 7 + \frac{1}{2} + \frac{1}{8}$$

$$\Rightarrow \frac{112}{16} + \frac{8}{16} + \frac{2}{16} \Rightarrow \frac{122}{16} + 7.6 \Rightarrow (7.6)_{10}$$

Decimal to Binary conversion:-

ex:- $(25.5)_{10}$

Integer part ← → fractional part

→ for integer part divide by 2 until the quotient becomes 0 and track the remainder

→ for fractional part multiply by 2 until it becomes 0

ex:- (1) $(25.5)_{10} = (?)_2$

⇒

| | | |
|---|----|---------|
| 2 | 25 | |
| 2 | 12 | 1 → LSB |
| 2 | 6 | 0 |
| 2 | 3 | 0 |
| 2 | 1 | 1 |
| | 0 | 1 → MSB |

$$\Rightarrow 0.5 \times 2 = 1.00 \quad 1 \rightarrow \text{MSB}$$

$$00 \times 2 = 0.00$$

$$\Rightarrow (25.5)_{10} = 11001.1$$

(2) $(10.625)_{10} = (?)_2$

⇒ $2 | 10$

| | | |
|---|---|---------|
| 2 | 5 | 0 → LSB |
| 2 | 2 | 1 |
| 2 | 1 | 0 |
| | 0 | 1 → MSB |

$$\Rightarrow 0.625 \times 2 = 1.250 \quad 1 \rightarrow \text{MSB}$$

$$0.250 \times 2 = 0.500 \quad 0$$

$$0.500 \times 2 = 1.000 \quad 1 \rightarrow \text{LSB}$$

$$000 \times 2 = 000$$

$$\Rightarrow (10.625)_{10} = (1010.101)_2$$

(3) $(49.20)_{10} = (?)_2$

| | | |
|---|----|---------|
| 2 | 49 | |
| 2 | 24 | 1 → LSB |
| 2 | 12 | 0 |
| 2 | 6 | 0 |
| 2 | 3 | 0 |
| 2 | 1 | 1 |
| | 0 | 1 → MSB |

⇒ 110001

- ⇒ 0.20 × 2 = 0.40 0
 - 0.40 × 2 = 0.80 0
 - 0.80 × 2 = 1.60 1
 - 0.60 × 2 = 1.20 1
 - 0.20 × 2 = 0.40 0
- ⇒ 110001.00110 ans

Octal number system:- It has digits from 0 to 7
Its radix is 8

| Decimal | Binary | Octal |
|---------|--------|-------|
| 0 | 0000 | 0 |
| 1 | 0001 | 1 |
| 2 | 0010 | 2 |
| 3 | 0011 | 3 |
| 4 | 0100 | 4 |
| 5 | 0101 | 5 |
| 6 | 0110 | 6 |
| 7 | 0111 | 7 |
| 8 | 1000 | 10 |
| 9 | 1001 | 11 |

Octal to decimal conversion:-

ex:- ① (645)₈ = (?)₁₀
 ⇒ 6 × 8² + 4 × 8¹ + 5 × 8⁰ ⇒ 6 × 64 + 32 + 5
 ⇒ 384 + 37 ⇒ (421)₁₀

① (75.5)₈ = (?)₁₀
 ⇒ 7 × 8¹ + 5 × 8⁰ + 5 × 8⁻¹ ⇒ 56 + 5 + $\frac{5}{8}$
 ⇒ 48 + 40 + 5 ⇒ $\frac{493}{8} 61.\bar{6}$ ⇒ (61.6)₁₀

Decimal to octal conversion

ex:- ① (7825)₁₀ = (?)₈

| | | |
|---|------|---------|
| 8 | 7825 | |
| 8 | 978 | 1 → LSB |
| 8 | 122 | 2 |
| 8 | 15 | 2 |
| 8 | 1 | 7 |
| | 0 | 1 → MSB |

⇒ (17221)₈ ans

② (0.68)₁₀ = (?)₈

- ⇒ 0.68 × 8 = 5.44 5
 - 0.44 × 8 = 3.52 3
 - 0.52 × 8 = 4.16 4
 - 0.16 × 8 = 1.28 1
 - 0.28 × 8 = 2.24 2
 - 0.24 × 8 = 1.92 1
- ⇒ (539121)₈

Octal to Binary conversion

ex:- ① (479)₈ = (?)₂
 0100 ← 111 → 100 ⇒ (100111100)₂

② (37.2)₈
 011 ← 111 → 010 ⇒ (01111.010)₂
 111

Binary to Octal Conversion

ex: ① $(101011101.011)_2 = (?)_8 \Rightarrow 535.3$

② $(01011011.011)_2$

Hexadecimal Number System:- Base/radix = 16
It contains 16 digits from 0 to 9 and 6 characters from A to F

| Decimal | Binary | Hex |
|---------|--------|-----|
| 9 | 1001 | 9 |
| 10 | 1010 | A |
| 11 | 1011 | B |
| 12 | 1100 | C |
| 13 | 1101 | D |
| 14 | 1110 | E |
| 15 | 1111 | F |
| 16 | 10000 | 10 |

⇒ Hex to Binary Conversion:-

ex: ① $(4F2D)_{16} = (?)_2$

$0100 \leftarrow \downarrow \rightarrow 0010 \rightarrow 1101 \Rightarrow (0100111100101101)_2$
1111 ans

② $(5C4D)_{16} = (?)_2$

$0101 \leftarrow \downarrow \rightarrow 0100 \rightarrow 1101 \Rightarrow (0101110001001101)_2$
1100 ans

⇒ Binary to Hex Conversion

ex: ① $(0010100110101111)_2 = (?)_{16}$

$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow$
2 9 10 15
A F
 $\Rightarrow (29AF)_{16}$ ans

② $(101100101011)_{10} = (?)_{16}$

$\downarrow \quad \downarrow \quad \downarrow$
11=B 2 11=B $\Rightarrow (B2B)_{16}$ ans

⇒ Hex to decimal conversion

ex: ① $(4F)_{16} = (?)_{10}$

$\Rightarrow 4 \times 16^1 + F \times 16^0 \Rightarrow 64 + 15 \quad \{ \because F=15 \}$

$\Rightarrow (79)_{10}$

② $(3A.2F)_{16} = (?)_{10}$

$\Rightarrow 3 \times 16^1 + A \times 16^0 + 2 \times 16^{-1} + F \times 16^{-2}$

$\Rightarrow 48 + 10 + \frac{2}{16} + \frac{15}{16^2} \quad \{ \because A=10 \text{ and } F=15 \}$

$\Rightarrow 48 \times 16 \times 16 + 10 \times 16 \times 16 + 2 \times 16 + 15$
 $16^2 \times 16$

$\Rightarrow \frac{12288}{256} + \frac{2560}{256} + 32 + 15 \Rightarrow 14895 \Rightarrow (58.18)_8$

⇒ Decimal to Hex Conversion

ex: ① $(94.5)_{10} = (?)_{16}$

$\Rightarrow 16 \overline{) 94}$

16 | 5 14 = E → LSB → SE

0 | 5 → MSB

$\Rightarrow 0.5 \times 16 = 8.0 \quad 8$

$0.0 \times 16 = 0$

$\Rightarrow (5E.8)_{16}$


⇒ Hex to Octal Conversion

$(4F.34)_{16} = (?)_8$


$00100 \leftarrow \downarrow \rightarrow 0011 \rightarrow \downarrow$
11 | 1111 | 0100
1 7 5
 $\Rightarrow (117.15)_8$

⇒ Octal to Hex conversion

ex - ① $(247.36)_8 = (?)_{16}$



② $(645)_8 = (?)_{16}$



Binary arithmetic

→ Addition:-

| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

ex: ① $\begin{array}{r} 11001101 \\ + 01011100 \\ \hline 10010101 \end{array}$

② $\begin{array}{r} 10010101 \\ \underline{10100011} \\ 100111000 \end{array}$

→ Subtraction:-

| A | B | Difference | Carry |
|---|---|------------|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

ex: $(172)_{10} - (92)_{10}$ convert them into binary & then subtract

| | | | | | | |
|---|-----|---|---|----|---|----------|
| 2 | 172 | | 2 | 42 | | |
| 2 | 86 | 0 | 2 | 21 | 0 | |
| 2 | 43 | 0 | 2 | 10 | 1 | ⇒ 101010 |
| 2 | 21 | 1 | 2 | 5 | 0 | |
| 2 | 10 | 1 | 2 | 2 | 1 | |
| 2 | 5 | 0 | 2 | 1 | 0 | |
| 2 | 2 | 1 | | 0 | 1 | |
| 2 | 1 | 0 | | | | |

⇒ $\begin{array}{r} 10101100 \\ - 00101010 \\ \hline 10000010 \end{array} \Rightarrow 1 \times 2^7 + 1 \times 2^1 \Rightarrow 128 + 2 \Rightarrow (130)_{10} \text{ ans}$

→ Multiplication:-

| A | B | ans |
|---|---|-----|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

ex: $\begin{array}{r} 10111 \\ \times 101 \\ \hline 10111 \\ 00000 \\ 10111 \\ \hline 1110011 \end{array} \text{ ans}$

$\begin{array}{r} 111 \\ \times 01 \\ \hline 111 \\ 000 \\ \hline 0111 \end{array} \text{ ans}$

→ Division:-

1) $0 \div 1 = 0$ 2) $1 \div 1 = 1$

ex: $\begin{array}{r} 1110101 \\ \underline{1001} \end{array}$

$$\begin{array}{r} \Rightarrow \\ 1001 \overline{) 1110101} \\ \underline{-1001} \\ 1011 \\ \underline{-1001} \\ 01001 \\ \underline{-1001} \\ 0 \end{array}$$

ans = 111 (Quotient)
Remainder = 0

Signed & Unsigned Binary Number

→ Signed Magnitude Method of Representation

It contains sign (+/-) + Magnitude

There are 3 ways to represent sign binary no.

⇒ 1's complement ⇒ 2's complement

⇒ Signed Magnitude

In signed magnitude, if the left most bit is 0 then the binary number is +ve & if 1 then -ve and other bits will tell about magnitude let us see some examples:-

- ① 0101010 ⇒ +42
- ② 1101010 ⇒ -42

• **r's complement** :- for base radix system there are two types of complements

- 1) radix complement (r's complement)
- 2) diminished radix complement [(r-1)'s complement]

⇒ In binary system; radix complement is 2's complement & diminished radix complement i.e (r-1)'s complement will be (2-1)'s complement i.e 1's complement

⇒ In decimal number system, r's complement = 10's complement

& (r-1)'s complement = 9's complement

1. one's complement :- for finding the one's complement of any binary number we just invert that binary bit

ex:- find one's complement of 110101

sol: 001010 ans

⇒ using one's complement for subtraction

(i) Subtracting smaller no. with larger no. i.e ^{smaller - larger}

ex:- $(10110)_2 - (11101)_2$

step 1:- find one's complement of smaller no. i.e

$$10110 = 01001 \text{ (one's complement)}$$

step 2:- Add larger no. in one's complement of smaller no.

$$\begin{array}{r} \cancel{01001} \quad \cancel{01001} \\ + 10110 \quad 11101 \\ \hline 11111 \quad (100110) \end{array}$$

Carry (discard this carry)

$$\text{our result} = 00110$$

step 3:- add 1 in step two's result this is our ans

$$00110$$

1

$$00111 \text{ ans}$$

⑤ $(0011)_2 - (0111)_2$

$$\Rightarrow 0011 = 1100$$

$$\Rightarrow 1^1 1 0 0$$

$$0111 \Rightarrow 0011$$

$$\text{① } 0011$$

discard this carry

⇒ adding 1 in 0011, we get

$$0011$$

1

$$0100$$

⇒ 0100 ans

Two's Complement -

ex:- find two's complement of 1101101

Step 1:- find one's complement of given binary no.
i.e 00100010

Step 2:- add 1 in one's complement
00100010

+ 1

00100011 this is two's complement

⇒ using two's complement for subtraction

i) Larger - smaller

ex:- $(11101)_2 - (11010)_2$

Step 1 = find two's complement of smaller no.

00101

+ 1

00110 → two's complement

Step 2 = add larger no. in this two's complement

11101

00110

①00011

discard this carry, then the left out will be your ans
i.e 00011 ans

ii) smaller - larger.

ex:- $(110000)_2 - (111101)_2$

Step 1 = find two's complement of larger no.

000010

+ 1

000011 → two's complement

Step 2 = add smaller no. to this two's complement

110000

000011

110011

Step 3 = If there was no carry the find two's complement of the result of addition i.e

001100

+ 1

001101 → This is the final answer.

just add '-' minus sign in the end because it is smaller - larger.

BCD numbers:- It stands for Binary coded decimal in this each decimal no. is represented by 4 bit binary. It is a weighted code.

ex:- $(1234)_{10} =$ (convert into BCD)

Solⁿ 0001 ↓ ↓ 0011 ↓

0010 0100

⇒ (0001001000110100) BCD ans//

ex:- $(24)_8$ find Binary & BCD numbers

⇒ $(24)_8 \rightarrow (11000)_2$ this is Binary

⇒ $(24)_{10} \rightarrow 00100100 \Rightarrow 00100100$ this is BCD

This all is decimal to BCD conversions

⇒ BCD to decimal conversions

ex:- 00110010 . 10010100

3 5 9 4 ans = 32.94

⇒ BCD addition:- If the sum of 4 bit binary is ≤ 9 then it is valid BCD number. But if sum is ≥ 9 then it is invalid BCD number. and if there is any carry, then it is also invalid BCD number.

ex:- ① 0010

0011

0101

It is valid because the ans is ≤ 9

② 1001 It is invalid because the ans is to make this valid we'll add 6 in this
 + 0100
 1101
 0110
 10011 ⇒ 0001 0011
 carry (1 3)8

③ 0001 0110
 0001 0101
 0010 1011
 this is < 9 → this is > 9
 adding 6 (i.e. 0110) in 1011

0010 1011
 0110
 0011 0001
 3 1 ⇒ (31)₁₀

④ 0110 0111 [Both are > 9 then add 0110 in both]
 0101 0011
 1011 1010
 + 0110 0110
 0001 0010 0000 ⇒ (120)₁₀
 1 2 0

Excess 3 code / XS-3 code :- It is a non weighted code it means it has no positional weighted
 ex:- ① Convert 14 into XS-3 code
 step 1:- add 3 in all digits i.e. 1 4
 +3 +3
 0100 ← 4 7 → 0111
 ⇒ (01000111) this is XS 3 code

② 25 → XS-3?
 +3+3 ⇒ 5 = 0101 ⇒ (01011000) this is XS-3
 5 8 8 = 1000 code of 25

Gray code :- It is also a non weighted code those who are non weighted code are can't be used in arithmetic, BCD. Non weighted code are cyclic code or unit distance code
 In the Gray code at a time only one bit get changed

| Decimal | Binary | Gray code |
|---------|--------|-----------|
| 1 | 0001 | 0001 |
| 2 | 0010 | 0011 |
| 3 | 0011 | 0010 |
| 4 | 0100 | 0110 |

⇒ We use Gray code in error detection techniques.

⇒ Binary to Gray Conversion

ex:- ① (11010)₂ → gray code

step 1:- Put the MSB as it is

step 2:- add the bits one by one & discard the carry

solⁿ (1⁰1¹0¹1⁰)₂

10111 this is the final ans

② (1000)₂ → gray code ③ (1011)₂

solⁿ 11000 gray code


solⁿ 1110 gray code

⇒ Gray code to Binary :-

ex ① (1011)₂ → (?)₂

step 1 = Put the MSB as it is

step 2 = add the output with bits one by one & discard the carry

10111 ⇒ (11010)₂


② $\frac{1}{1} \frac{1}{0} \frac{0}{0} \frac{0}{0} \rightarrow (1000)_2$
 $\frac{1}{0} \frac{1}{0} \frac{0}{0} \frac{0}{0} \rightarrow (1000)_2$


Logic Gates = They have the ability to take decisions. It is made up of no. of electronic devices (transistors, resistors etc.) It is an electric circuit.

It has two levels i.e. High and low or True & false or on & off or 1 & 0. If we give 1 or more than 1 input signals and it produces one output signal.

→ Basic Logic Gates:- It is of 3 types:-

1. AND
2. OR
3. NOT

• NOT Gate = It is also known as inverter because it inverts the value of input. If input is high then output will be low & vice versa. It has only one input and produces one output.

A  \bar{A} this is the symbol

| A | \bar{A} |
|---|-----------|
| 0 | 1 |
| 1 | 0 |

this is the truth table

A

| | | |
|---|---|---|
| 0 | 0 | 0 |
|---|---|---|


this is the timing diagram

\bar{A}

| | | |
|---|---|---|
| 1 | 1 | 1 |
|---|---|---|

It's IC is 7404

• AND Gate = It is simply the ^{logical} multiplication. It has ~~two~~ or more than ~~two~~ input & produces one output. If all the inputs are high then only the output is high otherwise the output will be low.

A  B $X = A \cdot B$ this is the symbol of 2 input AND Gate

| A | B | X |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

This is the truth table of 2 input AND Gate

A

| | | | |
|---|---|---|---|
| 0 | 0 | 1 | 1 |
|---|---|---|---|

 B

| | | | |
|---|---|---|---|
| 0 | 1 | 1 | 1 |
|---|---|---|---|


 X

| | | | |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
|---|---|---|---|

This is the timing diagram of 2 input AND Gate


It's IC is 7408

• OR Gate = It is simply the ^{logical} addition. If we give 2 or more than 2 inputs then it produces one output. If all the inputs are low then the output will be low. If any of the input is high then the output is high.

A  B $X = A + B$ this is the symbol for 2 input OR Gate

| A | B | X |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

This is the truth table for 2 input OR Gate




This is the timing diagram of 2 input OR Gate

It's IC is 7432

→ Universal Gates:- It is of two types:-

1. NAND
2. NOR

• NAND = It is AND + NOT Gate it simply inverts the output of AND Gate. It can have 2 or more than 2 inputs & can produce one output




These are the symbols

If both the outputs are high then ^{only} the inputs will be low. It's IC is 7400

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


This is the truth table for 2 input NAND Gates

Boolean expression :- $Y = \overline{AB}$



This is the timing diagram of 2 input NAND Gate

• NOR Gate = It is OR + NOT. It shows inverted output of OR Gate. It can have 2 or more than 2 inputs and can produce one output. If all the inputs are low then only the output is high.




These are the symbols of 2 input NOR Gate

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

This is the truth table for 2 input NOR Gate

Boolean expression :- $Y = \overline{A+B}$



This is the timing diagram of 2 input NOR Gate

→ Special Gates:- It is of two types
1. XOR Gate 2. ~~XNOR~~


• XOR Gate = It's boolean expression is:-

$$Y = \overline{A}B + A\overline{B}$$

and its symbol is:-



Implementing it's Boolean expression:-



This is the logic diagram

| A | B | \bar{A} | \bar{B} | $A\bar{B}$ | $\bar{A}B$ | Y |
|---|---|-----------|-----------|------------|------------|---|
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |

$Y = A \oplus B$ this shows that we have an XOR Gate


If both the inputs are same then the output is low otherwise the output is high

• XNOR = Its Boolean expression is:-

$$Y = AB + \bar{A}\bar{B}$$

its symbol is:-

Implementing its Boolean expression:-



This is the logic diagram

| A | B | \bar{A} | \bar{B} | AB | $\bar{A}\bar{B}$ | Y |
|---|---|-----------|-----------|----|------------------|---|
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 |

If both the inputs are same then the output is high otherwise the output is low.

$$IC = 74266$$

Universal properties of Gate

firstly let us see some general expressions

$$1. X + YZ = (X + Y)(X + Z)$$


$$2. \overline{X \cdot Y} = \bar{X} + \bar{Y} \quad 4. X(X + Y) = X$$

$$3. \overline{\bar{X}} = X \quad 5. \bar{X} + Y = \bar{X} \cdot \bar{Y}$$


Now let us see the properties:-

⇒ under the universal properties NAND Gate & NOR Gate comes


⇒ designing NOT Gate using NAND Gate




⇒ designing OR Gate using NAND Gate



⇒ designing NOT Gate using NOR Gate



⇒ designing AND Gate using NOR Gate



like these examples using NAND & NOR we can design any Gates.

Boolean Algebra:- It was created by George Boole in 1847. It can only have Boolean constant and Boolean variable

- logical addition = OR operator
symbol = '+'
- logical multiplication = AND operator
symbol = '*'
- logical inversion = Not operator
symbol = '-' (bar), ' (prime)

⇒ Basic postulates of Boolean algebra

- If $A \neq 1$ then $A = 0$ and vice versa
- If a and b are the two inputs then
 $Y = a + b$
- If a and b are the two inputs then
 $Y = a \cdot b$
- If a is input then its complement is \bar{a}

⇒ Boolean identities :-

- $A + 0 = A$ • $A + 1 = 1$
- $A + A = A$ • $A + \bar{A} = 1$ • $A + B = B + A$
- $A \cdot 0 = 0$ • $A \cdot 1 = A$ • $A \cdot A = A$
- $A \cdot \bar{A} = 0$ • $A \cdot B = B \cdot A$
- $A + (B + C) = (A + B) + C$ • $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

- NOTE =
- (1) $A + A$ & $A \cdot A$ are the parts of Idempotent law
 - (2) $A \cdot \bar{A}$ & $A + \bar{A}$ are the parts of Complementary law
 - (3) $\bar{\bar{X}} = X$ this is Involution law
 - (4) $A + B = B + A$ this is the part of Commutative law
 $A \cdot B = B \cdot A$

(5) $X + XY = X$ this is absorption law
 $X(X+Y) = X$

(6) $X + \bar{X}Y = (X + Y)$ (7) $XY + YZ + \bar{Y}Z = XY + Z$

De Morgan's Theorem :- It has two parts

→ Theorem 1 = Complement of a product is equal to addition of the complement
i.e. $\overline{A \cdot B} = \bar{A} + \bar{B}$

| A | B | \bar{A} | \bar{B} | $\overline{A \cdot B}$ | $\bar{A} + \bar{B}$ |
|---|---|-----------|-----------|------------------------|---------------------|
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |

Hence proved

→ Theorem 2 = Complement of a sum is equal to product of the complement
i.e. $\overline{A + B} = \bar{A} \cdot \bar{B}$

| A | B | \bar{A} | \bar{B} | $\overline{A + B}$ | $\bar{A} \cdot \bar{B}$ |
|---|---|-----------|-----------|--------------------|-------------------------|
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |

Ques 1) Simplify $\overline{(A+B)} + \bar{C}$

Solⁿ By De Morgan's theorem :- $\overline{(A+B)} \cdot \bar{C}$
⇒ $(\bar{A} \cdot \bar{B}) \cdot \bar{C}$ ans//

Ques 2) Simplify $\overline{(\bar{A} + B)} + \bar{C}D$

Solⁿ ⇒ $\overline{(\bar{A} + B)} \cdot \bar{C}D$ ⇒ $(A \cdot \bar{B}) \cdot \bar{C}D$ ans//

Ques 3) $Y = A + \bar{A}B$ Simplify
 Solⁿ $Y = (A + \bar{A}) \cdot (A + B)$ $\{ \because (A + \bar{A}) = 1 \quad \because 1 \cdot A = A \}$
 $\Rightarrow Y = 1 \cdot (A + B) \Rightarrow Y = A + B$ ans //

Ques 4) Simplify $(X + Y)(X + \bar{Y})(\bar{X} + Y)$
 Solⁿ $(X + Y)(X\bar{X} + XY + X\bar{Y} + Y\bar{Y})$ $\{ \because X\bar{X} = 0 \text{ \& } Y\bar{Y} = 0 \}$
 $\Rightarrow (X + Y)(XY + X\bar{Y}) \Rightarrow (X \cdot XY + X\bar{Y} \cdot X + XY \cdot Y + X\bar{Y} \cdot Y)$
 $\Rightarrow XY + X\bar{Y} + 0 + 0 \quad \{ \because X\bar{X} = 0 \}$
 $\Rightarrow XY + X\bar{Y} \quad \{ \because A + A = A \}$


Ques 5) $(X\bar{Y} + XYZ) + X(Y + \bar{X})$ Simplify
 Solⁿ $\Rightarrow (X\bar{Y} + XYZ) + XY + X \cdot \bar{X} \Rightarrow (X\bar{Y} + XYZ) + XY + X\bar{Y}$
 $\Rightarrow X\bar{Y} + XYZ + XY + X\bar{Y} \Rightarrow (X\bar{Y} + XYZ) + X$
 $\Rightarrow (X\bar{Y} + XYZ) \cdot \bar{X} \Rightarrow X(\bar{Y} + YZ) \cdot \bar{X} \quad \{ \because X\bar{X} = 0 \}$
 $\Rightarrow 0 //$

Ques 6) $Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}B C + A\bar{B}\bar{C}$
 Solⁿ $Y = \bar{A}\bar{C}(\bar{B} + B) + \bar{A}B(\bar{C} + A\bar{C})$
 $Y = \bar{A}\bar{C} + \bar{A}B(\bar{C} + A\bar{C})$
 $Y = \bar{A}(\bar{C} + B(\bar{C} + A\bar{C})) \Rightarrow Y = \bar{A}(\bar{C} + B)(\bar{C} + A)$
 $Y = \bar{A}(\bar{C} + B) + \bar{A}B(\bar{C} + A) \Rightarrow Y = \bar{A}\bar{C} + \bar{A}B + \bar{A}B\bar{C} + \bar{A}A\bar{C}$
 $Y = \bar{A}\bar{C} + B(\bar{A} + A\bar{C}) \Rightarrow Y = \bar{A}\bar{C} + B(\bar{A} + A)(\bar{C} + \bar{C})$
 $Y = \bar{A}\bar{C} + B(\bar{A} + A) \Rightarrow Y = \bar{A}\bar{C} + \bar{A}B + B\bar{C}$ ans //

Ques 7) i) $Y = \bar{A} \cdot B + A \cdot \bar{B}$. draw its truth table, logical diagram
 Solⁿ $Y = \bar{A} \cdot B + A \cdot \bar{B}$

| A | B | \bar{A} | \bar{B} | $\bar{A} \cdot B$ | $A \cdot \bar{B}$ | Y |
|---|---|-----------|-----------|-------------------|-------------------|---|
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Truth table




logic circuit


Ques 8) i) $Y = \bar{A}B + C$

| A | B | C | \bar{A} | $\bar{A}B$ | $\bar{A}B + C$ |
|---|---|---|-----------|------------|----------------|
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |



Truth table



logic diagram




IC diagram of Logic Gates



⇒ Application :-

- Magnitude Comparator
- Binary to Gray code Converter
- adder & subtractor circuit
- Parity bit generator

XOR Gate IC 7486



⇒ Application of XNOR Gate

- even parity bit generator
- even parity bit checker
- Comparator

CMOS IC of XNOR = ~~74286~~ 4077

TTL IC of XNOR = 74266

NOT Gate IC 7404

SOP, POS, Minterms & Maxterm

→ SOP = Sum of product ex- $A \cdot B + B \cdot C$ etc.

In SOP we get minterms

→ POS = Product of sum ex- $(A+B) \cdot (B+C)$ etc.

In POS we get maxterms

→ Minterms = In minterms if $A = 0$ then it is \bar{A} and if $A = 1$ then it'll remain same i.e A . It is represented by 'm'

→ Maxterm = In max term if $A = 1$ then it is \bar{A}

and if $A=0$ then it'll remain same i.e. A . It is represented by 'M'

The below truth table is imaginary :-

| Input | output | Product terms | sum terms |
|-------|--------|---------------|---|
| A | B | C | terms |
| 0 | 0 | 1 | $\bar{A}\bar{B}$ $A+B$ |
| 0 | 1 | 0 | $\bar{A}B$ $A+\bar{B}$ |
| 1 | 0 | 1 | $A\bar{B}$ $\bar{A}+B$ |
| 1 | 1 | 1 | AB $\bar{A}+\bar{B}$ <small>for min terms</small> |

[Output k eqn k liye vahi terms aayengi jiske aage 1 hai]

$\Rightarrow C = \bar{A}\bar{B} + \bar{A}B + AB$ (This type of expression are canonical expression)

$\Rightarrow C = \bar{A}\bar{B} + A(\bar{B}+B)$

$\Rightarrow C = \bar{A}\bar{B} + A \Rightarrow C = (A+\bar{A})(A+\bar{B})$

$\Rightarrow C = A+\bar{B}$ (This is the reduced eqn)

Now let us see is this is correct or not

| A | B | \bar{B} | $A+\bar{B}$ |
|---|---|-----------|-------------|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |

It shows the reduced eqn is correct

(ques) find the min terms of $BC+A$

soln $BC+A$

In this $\square \rightarrow$ In these two places possibilities are

- space there possibilities are :-
- i) ABC
 - ii) $\bar{A}BC$
 - iii) ABC
 - iv) $\bar{A}BC$

- 1) ABC
- ii) $\bar{A}BC$

Now adding all the possibilities

$\Rightarrow BC+A = ABC + \bar{A}BC + ABC + \bar{A}BC + \bar{A}BC + \bar{A}BC$
 $\Rightarrow BC+A = ABC + \bar{A}BC + \bar{A}BC + \bar{A}BC$

NOTE:- (1) Min-term mai output k mai jisme 1 hoga vahi eqn likhi jayegi.

(2) Maxterm mai output mai jisme 0 hoga vahi eqn likhi jayegi.

(3) $F(A,B,C) = \sum (1, 4, 5, 6, 7)$

\rightarrow this shows we have to find min term

(4) $F(X,Y,Z) = \prod (0, 2, 4, 5)$

\rightarrow this shows we have to find max term

(5) Conversion in min terms:- $F(A,B,C) = \sum (1, 4, 5, 6, 7)$ iske prime/compliment mai vo terms aayegi jo without compliment mai nahi hai.

i.e. $F'(A,B,C) = \sum (0, 2, 3)$ iska false prime kaurge to $F = \prod (0, 2, 3)$ milega

(6) ~~Conversion in max terms~~ = simply if we want to change min into max then, firstly change the sign and then put the missing values.

Karnaugh Map (K-Map):- The K-Map is a systematic method for simplifying & manipulating Boolean expression

\rightarrow Two variable K-Map

| | | |
|-------|----|----|
| A \ B | 0 | 1 |
| 0 | 00 | 01 |
| 1 | 10 | 11 |

agar m likha hai to given position pr 1 rakh do or agar m likha hai to given position pr 0 rakh do

Q1) $Ym(0, 1, 2)$ find the eqn

| | | |
|-------|---|---|
| A \ B | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

$Y = \bar{A} + \bar{B}$

② $Y(0, 1, 2, 3)$

| | | |
|-------|---|---|
| A \ B | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |

$Y = \bar{A} + \bar{B} + A + B$

③ $Y(0, 1, 1, 3)$

| | | |
|-------|---|---|
| A \ B | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |

$Y = \bar{A} + B$

→ Three variable K-Map

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 10 | 11 |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |

① $Y = m(0, 1, 3, 4, 5)$

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 10 | 11 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |

$Y = \bar{B} + \bar{A} \cdot C$

② $Y = m(0, 1, 3, 5, 7)$

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 11 | 10 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |

$Y = C + \bar{A} \cdot B$

③ $Y = M(0, 1, 3, 5, 7)$

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |

$Y = \bar{C} \cdot (A + B)$

④ $Y = m(4, 0, 2, 1)$

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 11 | 10 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 |

$Y = \bar{A} \cdot \bar{B} + \bar{B} \cdot \bar{C}$

⑤ $Y = m(1, 2, 3, 6, 7)$

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 |

$Y = B + \bar{A} \cdot C$

→ four variable K-Map

| | | | | |
|---------|----|----|----|----|
| AB \ CD | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

This is the basic diagram for four variable K-Map

① $Y_m(4, 5, 6, 7, 12, 13, 14, 15)$ ② $Y_m(0, 1, 2, 8, 9, 10, 11)$

| | | | | |
|---------|----|----|----|----|
| AB \ CD | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

$Y = B$
ans//

| | | | | |
|---------|----|----|----|----|
| AB \ CD | 00 | 01 | 11 | 10 |
| 00 | 1 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

$Y = \bar{B}$ ans//

Don't care in K'Map

In don't care condition we put 'X' this symbol in the position that is given as don't care condition let us see some examples:-

① $F(A, B, C) = \sum m(2, 3, 4, 5) + \sum d(6, 7)$

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | X | X |

$Y = A\bar{B} + \bar{A}B \Rightarrow Y = A \oplus B$

In case of minterms we put X=1
In case of maxterm we put X=0

⇒

| | | | | |
|--------|----|----|----|----|
| A \ BC | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$Y = A + B$ this is the final ans//

Ques 2) $f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 12, 13, 14) + \sum d(1, 4, 11, 15)$

Sol:

| | | | | | |
|----|----|----|----|----|----|
| | CD | 00 | 01 | 11 | 10 |
| AB | 00 | 1 | X | 1 | 1 |
| | 01 | X | 0 | 1 | 1 |
| | 11 | 1 | 1 | X | 1 |
| | 10 | 0 | 0 | X | 0 |

{letting X as 1}

$\Rightarrow f = \bar{A}\bar{B} + \bar{A}C + AB$

Ques 3) $f(A, B, C, D) = \prod M(5, 8, 9, 10) \prod D(1, 4, 11, 15)$

| | | | | | |
|----|----|----|----|----|----|
| | CD | 00 | 01 | 11 | 10 |
| AB | 00 | X | X | 1 | 1 |
| | 01 | X | 0 | 1 | 1 |
| | 11 | 1 | 1 | X | 1 |
| | 10 | 0 | 0 | X | 0 |

{Putting X = 0}


$f = \bar{A}\bar{B} + \bar{A}B\bar{C} + \bar{A}B\bar{D}$
 $f = (A + \bar{B}) \cdot (A + B + \bar{C}) + (A + \bar{B}) \cdot (A + B + \bar{D})$

Combinational Circuit

It is divided into 4 types

- 1) Half adder
- 2) full adder
- 3) Half subtractor
- 4) full subtractor

In combinational circuit the output depends on present input only.



→ Adders = Adders are combination of logic gates that combines binary values to obtain a sum. These are classified into 2 types

- 1) Half adder
- 2) full adder


→ Half adder = A combinational circuit that performs addition of two bits is called as half adder

| Inputs | | Output | |
|--------|---|--------|-------|
| A | B | Sum | Carry |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

{truth table}

\Rightarrow eqn of sum :- $S = \bar{A}B + A\bar{B} = A \oplus B$
 \Rightarrow eqn of carry :- $C = AB$


implementing eqn of sum :-




implementing eqn of carry :-




implementing by XOR gate





logic symbol of Half adder :-



⇒ Implement Half adder circuit by NAND Gate



→ By NAND Gate




sum = $\bar{A}B + A\bar{B}$ adding $A\bar{A}$ and $B\bar{B}$
 $\bar{A}B + A\bar{A} + A\bar{B} + B\bar{B}$

⇒ $A(\bar{A}+B) + B(\bar{A}+B) \Rightarrow A\bar{A}\bar{B} + B\bar{A}\bar{B}$
 ⇒ $A\bar{A}\bar{B} + B\bar{A}\bar{B}$ (By De Morgan's theorem)

⇒ $\overline{A\bar{A}\bar{B} + B\bar{A}\bar{B}}$
 for carry :- $c = AB = \overline{\overline{AB}}$


Clear logic circuit:-




→ By NOR gate

carry :- $c = AB = \overline{\overline{AB}}$
 ⇒ $c = \overline{A+B}$ { ∵ $\overline{AB} = \bar{A} + \bar{B}$ (By De Morgan's theorem) }

sum :- $sum = AB + \bar{A}\bar{B}$
 ⇒ $sum = \overline{AB + \bar{A}\bar{B}}$



⇒ full adder :-
logic symbol :-





carry input.

| Inputs | | | Output | |
|--------|---|----------------|--------|----------------|
| A | B | C _i | Sum | C _o |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

eqn of Sum - $\bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i$
 $sum = A \oplus B \oplus C$

eqn of carry :- $\bar{A}BC_i + A\bar{B}C_i + ABC_i + ABC_i$
 $carry = C_i(\bar{A}B + A\bar{B}) + AB(C_i + \bar{C}_i)$

⇒ carry - $(A \oplus B)C_i + AB$




full adder made of two half adder


⇒ Subtractor :- These are classified into 2 parts
 ⇒ Half subtractor subtracts 2 bits

| Input | | Output | |
|-------|---|------------|-------|
| A | B | difference | carry |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

difference = $\bar{A}B + A\bar{B} = A \oplus B$
 carry = $\bar{A}B$



⇒ full subtractor :- subtracts 3 bit
 logic symbol




| A | B | C _i | diff. | Carry out/next |
|---|---|----------------|-------|----------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

diff = $\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$
 diff = $A \oplus B \oplus C$


Carry = $\bar{A}BC + A\bar{B}C + ABC + A\bar{B}\bar{C}$
 carry = $A(B \oplus C) + B(A \oplus C)$
 carry = $A(B \oplus C) + B(A \oplus C)$

Multiplexers - Many inputs, one output




If inputs = 2^N then selection line = N

→ 2:1 Multiplexer :- $2^0 = 2$ Selection line
 BLOCK diagram




Boolean expression :- $Y = I_0\bar{A} + I_1A$
 Put $A=0 \Rightarrow Y = I_0$
 Put $A=1 \Rightarrow Y = I_1$




NOTE :- If input enable $E=0$ then it is enable
 If $E=1$ then it is disable

→ 4:1 Multiplexer :- $2^2 = 4$ Selection line



In logic diagram we use 4 AND gates



$$Y = I_0 \bar{A} \bar{B} + I_1 \bar{A} B + I_2 A \bar{B} + I_3 A B$$

Put $A=0$ & $B=0 \Rightarrow Y = I_0 \bar{A} \bar{B}$

Put $A=0$ & $B=1 \Rightarrow Y = I_1 \bar{A} B$

Put $A=1$ & $B=0 \Rightarrow Y = I_2 A \bar{B}$

Put $A=1$ & $B=1 \Rightarrow Y = I_3 A B$

| E | A | B | Y |
|---|---|---|---------|
| 0 | X | X | Nothing |
| 1 | 0 | 0 | I_0 |
| 1 | 0 | 1 | I_1 |
| 1 | 1 | 0 | I_2 |
| 1 | 1 | 1 | I_3 |

This is the truth table of active high

Q1 \rightarrow for active low :-

\rightarrow E=1
Block diagram Log diagram

| E | A | B | Y |
|---|---|---|-------|
| 0 | X | X | X |
| 1 | 0 | 0 | I_0 |
| 1 | 0 | 1 | I_1 |
| 1 | 1 | 0 | I_2 |
| 1 | 1 | 1 | I_3 |

\rightarrow 8:1 Mux :- \rightarrow selection line \rightarrow 3 = 8


| | A | B | C | Y |
|-------|---|---|---|-------|
| I_0 | 0 | 0 | 0 | I_0 |
| I_1 | 0 | 0 | 1 | I_1 |
| I_2 | 0 | 1 | 0 | I_2 |
| I_3 | 0 | 1 | 1 | I_3 |
| I_4 | 1 | 0 | 0 | I_4 |
| I_5 | 1 | 0 | 1 | I_5 |
| I_6 | 1 | 1 | 0 | I_6 |
| I_7 | 1 | 1 | 1 | I_7 |

$$Y = I_0 \bar{A} \bar{B} \bar{C} + I_1 \bar{A} \bar{B} C + I_2 \bar{A} B \bar{C} + I_3 \bar{A} B C + I_4 A \bar{B} \bar{C} + I_5 A \bar{B} C + I_6 A B \bar{C} + I_7 A B C$$

Designing 8:1 Mux with 4:1 Mux

| \Rightarrow 8:1 Mux :- | A | B | C | Output |
|--------------------------|---|---|---|--------|
| | 0 | 0 | 0 | I_0 |
| | 0 | 0 | 1 | I_1 |
| | 0 | 1 | 0 | I_2 |
| | 0 | 1 | 1 | I_3 |
| | 1 | 0 | 0 | I_4 |
| | 1 | 0 | 1 | I_5 |
| | 1 | 1 | 0 | I_6 |
| | 1 | 1 | 1 | I_7 |


\Rightarrow two 4:1 mux are required to make one 8:1 mux.



Designing 16:1 Mux with 4:1 Mux

⇒ 16:1 Mux =

| A | B | C | D | Y ₁ | Y ₂ | Y ₃ | Y ₄ | final output |
|---|---|---|---|----------------|----------------|-----------------|-----------------|-----------------|
| 0 | 0 | 0 | 0 | I ₀ | I ₄ | I ₈ | I ₁₂ | I ₀ |
| 0 | 0 | 0 | 1 | I ₁ | I ₅ | I ₉ | I ₁₃ | I ₁ |
| 0 | 0 | 1 | 0 | I ₂ | I ₆ | I ₁₀ | I ₁₄ | I ₂ |
| 0 | 0 | 1 | 1 | I ₃ | I ₇ | I ₁₁ | I ₁₅ | I ₃ |
| 0 | 1 | 0 | 0 | I ₀ | I ₄ | I ₈ | I ₁₂ | I ₄ |
| 0 | 1 | 0 | 1 | I ₁ | I ₅ | I ₉ | I ₁₃ | I ₅ |
| 0 | 1 | 1 | 0 | I ₂ | I ₆ | I ₁₀ | I ₁₄ | I ₆ |
| 0 | 1 | 1 | 1 | I ₃ | I ₇ | I ₁₁ | I ₁₅ | I ₇ |
| 1 | 0 | 0 | 0 | I ₀ | I ₄ | I ₈ | I ₁₂ | I ₈ |
| 1 | 0 | 0 | 1 | I ₁ | I ₅ | I ₉ | I ₁₃ | I ₉ |
| 1 | 0 | 1 | 0 | I ₂ | I ₆ | I ₁₀ | I ₁₄ | I ₁₀ |
| 1 | 0 | 1 | 1 | I ₃ | I ₇ | I ₁₁ | I ₁₅ | I ₁₁ |
| 1 | 1 | 0 | 0 | I ₀ | I ₄ | I ₈ | I ₁₂ | I ₁₂ |
| 1 | 1 | 0 | 1 | I ₁ | I ₅ | I ₉ | I ₁₃ | I ₁₃ |
| 1 | 1 | 1 | 0 | I ₂ | I ₆ | I ₁₀ | I ₁₄ | I ₁₄ |
| 1 | 1 | 1 | 1 | I ₃ | I ₇ | I ₁₁ | I ₁₅ | I ₁₅ |




BCD to Gray code converter through logic K Map

| | BCD | | | | Gray | | | |
|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | B ₃ | B ₂ | B ₁ | B ₀ | G ₃ | G ₂ | G ₁ | G ₀ |
| 0- | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1- | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2- | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 3- | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 4- | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 5- | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 6- | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 7- | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 8- | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9- | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |

$2^4 = 16$ i.e (0-15) in which (0-9) are valid & (10-15) are invalid

ex: convert (0110)BCD \rightarrow (?)Gray



(0 1 0 1)Gray

\Rightarrow Kmap for G_3

| | | | | |
|-------------------------------|-------------------------------|------|------|------|
| | B ₃ B ₂ | | | |
| | 00 | 01 | 11 | 10 |
| B ₃ B ₂ | 00 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 X | 13 X | 15 X | 14 X |
| 10 | 8 | 9 | 11 X | 10 X |

don't care (10-15)

$G_3 = B_3$

\Rightarrow Kmap for G_2

| | | | | |
|-------------------------------|-------------------------------|------|------|------|
| | B ₃ B ₂ | | | |
| | 00 | 01 | 11 | 10 |
| B ₃ B ₂ | 00 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 X | 13 X | 15 X | 14 X |
| 10 | 8 | 9 | 11 X | 10 X |

$G_2 = B_3 + B_2$

\Rightarrow Kmap for G_1

| | | | | |
|-------------------------------|-------------------------------|------|------|------|
| | B ₃ B ₂ | | | |
| | 00 | 01 | 11 | 10 |
| B ₃ B ₂ | 00 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 X | 13 X | 15 X | 14 X |
| 10 | 8 | 9 | 11 X | 10 X |


$G_1 = B_2 + \overline{B_1} + \overline{B_2} B_1$
 $G_1 = B_2 \oplus B_1$

\Rightarrow Kmap for G_0

| | | | | |
|-------------------------------|-------------------------------|------|------|------|
| | B ₃ B ₂ | | | |
| | 00 | 01 | 11 | 10 |
| B ₃ B ₂ | 00 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 X | 13 X | 15 X | 14 X |
| 10 | 8 | 9 | 11 X | 10 X |

$G_0 = \overline{B_1} B_0 + B_1 \overline{B_0}$

$G_0 = B_1 \oplus B_0$



Binary to BCD Converter

| Binary NO. | Binary NO. | | | | BCD NO. | | | | |
|------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | B ₃ | B ₂ | B ₁ | B ₀ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
| 0 - 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 - 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2 - 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 3 - 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 4 - 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 5 - 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 6 - 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 - 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 8 - 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 - 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 10 - 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

| | B ₃ | B ₂ | B ₁ | B ₀ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 11-1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 12-1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 13-1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 14-1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 15-1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |

⇒ Kmap for D₄ m(10, 11, 12, 13, 14, 15)

| B ₃ B ₂ | B ₁ B ₀ | 00 | 01 | 11 | 10 |
|-------------------------------|-------------------------------|----|----|----|----|
| 00 | 00 | 0 | 2 | 3 | 0 |
| 01 | 00 | 0 | 5 | 7 | 6 |
| 11 | 12 | 1 | 13 | 15 | 14 |
| 10 | 8 | 0 | 9 | 11 | 10 |

Y = B₃B₂ + B₃B₁
 ⇒ D₄ = B₃B₂ + B₃B₁

⇒ Kmap for D₃ m(8, 9)

| B ₃ B ₂ | B ₁ B ₀ | 00 | 01 | 11 | 10 |
|-------------------------------|-------------------------------|----|----|----|----|
| 00 | 0 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 | |
| 11 | 12 | 13 | 15 | 14 | |
| 10 | 8 | 9 | 11 | 10 | |

Y = B₃B₂B₁
 ⇒ D₃ = B₃B₂B₁

⇒ Kmap for D₂ m(4, 5, 6, 7, 14, 15)

| B ₃ B ₂ | B ₁ B ₀ | 00 | 01 | 11 | 10 |
|-------------------------------|-------------------------------|----|----|----|----|
| 00 | 0 | 0 | 1 | 3 | 2 |
| 01 | 4 | 1 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 | |
| 10 | 8 | 9 | 11 | 10 | |

Y = B₃B₂ + B₂B₁
 ⇒ D₂ = B₃B₂ + B₂B₁

⇒ Kmap for D₁ m(2, 3, 6, 7, 12, 13)


| B ₃ B ₂ | B ₁ B ₀ | 00 | 01 | 11 | 10 |
|-------------------------------|-------------------------------|----|----|----|----|
| 00 | 0 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 | |
| 11 | 12 | 13 | 15 | 14 | |
| 10 | 8 | 9 | 11 | 10 | |

Y = B₃B₂ + B₃B₁
 ⇒ D₁ = B₃B₂ + B₃B₁


⇒ Kmap for D₀ m(1, 3, 5, 7, 9, 11, 13, 15)

| B ₃ B ₂ | B ₁ B ₀ | 00 | 01 | 11 | 10 |
|-------------------------------|-------------------------------|----|----|----|----|
| 00 | 0 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 | |
| 11 | 12 | 13 | 15 | 14 | |
| 10 | 8 | 9 | 11 | 10 | |

Y = B₀
 ⇒ D₀ = B₀



Demultiplexers:- These are opposite of multiplexers. It performs one to many operation.





No. of output lines = n
 select lines = m $\Rightarrow m = 2^m$

There are several types of Demultiplexers which are as follows:-
 ① 1:4 Demux ② 1:8 Demux
 ③ 1:16 Demux

→ 1:4 Demultiplexer (one line to 4 lines)


| select Input | | Outputs | | | | Result |
|--------------|-------|---------|-------|-------|-------|--------|
| s_1 | s_0 | D_3 | D_2 | D_1 | D_0 | |
| 0 | 0 | 0 | 0 | 0 | 1 | D_0 |
| 0 | 1 | 0 | 0 | 1 | 0 | D_1 |
| 1 | 0 | 0 | 1 | 0 | 0 | D_2 |
| 1 | 1 | 1 | 0 | 0 | 0 | D_3 |

Truth Table



1:4 DEMULTIPLEXER

Decoders:- It gets active through multiprocessor and it is used to select multiple devices. A decoder is a logic circuit that converts an N-bit binary input code into M output lines such that only one output line is activated for each one of the possible combination of inputs.




There are several types of decoder that are as follows


- 1) 2:4 decoder
- 2) 3:8 decoder
- 3) 4:16 decoder

→ 2:4 Decoder

| select lines | | Output | | | |
|--------------|---|----------------|----------------|----------------|----------------|
| A | B | F ₀ | F ₁ | F ₂ | F ₃ |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |




If they are selected through signal "0" then
 jaha jaha "1" hai vaha vaha 0 rakh
 denge or jaha 0 hai vaha 1



| A | B | F ₀ | F ₁ | F ₂ | F ₃ |
|---|---|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

→ 3:8 Decoder




It is also known as binary to Octal decoder

| E | INPUT | | | OUTPUT | | | | | | | |
|---|-------|---|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | A | B | C | F ₀ | F ₁ | F ₂ | F ₃ | F ₄ | F ₅ | F ₆ | F ₇ |
| 1 | x | x | x | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

for making this enable at active low i.e '0'
 then put bubble in the block diagram and
 put 0 in place of 1 and also put 1 in
 place of 0

Introduction of sequential circuits



Block diagram of sequential circuit

• State :- The element of memory element at any instant of time

⇒ Input + Present state = output

Sequential circuits are classified into two types


→ Asynchronous sequential circuit = A sequential circuit whose behaviour depends upon the sequence in which the input signals changes is referred to as 'asynchronous sequential circuits'. The output will be effected whenever the input changes

→ Synchronous sequential circuits = A sequential circuit whose behaviour can be defined from the knowledge of its signal at discrete instants of time is referred to as 'synchronous sequential circuit'

⇒ Memory ^{element} ~~device~~ in Asynchronous sequential circuit is time delay device also called gate type asynchronous system.


Asynchronous sequential circuit is a combinational circuit with feedback

⇒ In synchronous sequential circuits we can make the use of pulse which define high as logic 1 and low as logic 0 as shown in figure



We can also use Master clock generator, it generates periodic train of clock pulse

Flip flop:- It is bistable multivibrator, memory element which means it has two stable states



- When $Q=1$, then we'll say flip flop is at high state or logic 1 or set
- When $Q=0$, then we'll say flip flop is at low state or logic 0 or reset

⇒ Applications of flip flop

- 1) can be used in storage devices
- 2) can be used in counter, shift register


⇒ Latch = Non clocked flip flop are called latch. It lock any single binary bit into '1' or '0'

⇒ Gated latch = In the flip flop enable signal is active/high then only the output can be 1 or 0 otherwise not. That is why enable is also called gating signal

⇒ Active high input latch:- set/reset input will be only on low state but if any of them is changed then it will go on high state


⇒ Active low Input Latch = Generally the set/reset will remain on active high state and if any of set or reset will be pulsed/changed then it'll go on active low

SR Latch (set - Reset)




⇒ NOR SR Latch

| | S | R | Q_n | \bar{Q}_n | Q_{n+1} | \bar{Q}_{n+1} | |
|--------|---|---|-------|-------------|-----------|-----------------|-----------------|
| case 1 | 0 | 0 | 0 | 1 | 0 | 1 | No change |
| | 0 | 0 | 1 | 0 | 1 | 0 | |
| case 2 | 0 | 1 | 0 | 1 | 0 | 1 | Reset |
| | 0 | 1 | 1 | 0 | 0 | 1 | |
| case 3 | 1 | 0 | 0 | 1 | 1 | 0 | Set |
| | 1 | 0 | 1 | 0 | 1 | 0 | |
| case 4 | 1 | 1 | 0 | 1 | | | forbidden state |
| | 1 | 1 | 1 | 0 | | | |



depends on present input and previous output

⇒ NAND Gate SR LATCH



depends on present state and previous output


| Present Input | | Present state | | Next state | |
|---------------|---|---------------|--------|------------|----------|
| S | R | Qn | Qn-bar | Qn+1 | Qn+1-bar |
| 0 | 0 | 0 | 1 | forbidden | |
| 0 | 0 | 1 | 0 | forbidden | |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 |

show truth table


| S | R | Comment |
|---|---|----------------|
| 0 | 0 | forbidden stat |
| 0 | 1 | set |
| 1 | 0 | reset |
| 1 | 1 | No change |

Converting this latch into OR latch & High NAND Latch

step:-



This is active High NAND Latch




This is active low OR Latch

| Inputs | | Outputs | | Comments |
|--------|---|---------|--------|-----------|
| S | R | Qn | Qn-bar | |
| 0 | 0 | 0 | 0 | No change |
| 0 | 1 | 0 | 1 | Reset |
| 1 | 0 | 1 | 0 | Set |
| 1 | 1 | ? | ? | Forbidden |


The Gated S-R latch:- In this latch we required enable signals. Gated S-R latch is also called ~~static~~ clocked S-R latch. This latch works only for active enable signal that is for logic 1 only.

When the level of clock signal is high then we call it level triggered flip flop



| Inputs | | Enable | Output |
|--------|---|--------|---------------------|
| S | R | En | Q |
| 0 | 0 | High | Q ₀ |
| 0 | 1 | High | 0 |
| 1 | 0 | High | 1 |
| 1 | 1 | High | Invalid/torib idden |


⇒ The Gated D-latch



D represented data

| Input | Enable | D | Q |
|-------|--------|---|---|
| 0 | High | 0 | 0 |
| 1 | High | 1 | 1 |

Edge triggering:-




The state may either change either at +ve edge / rising edges or at -ve edge / falling edge


- positive transition of pulse is called +ve edge.
- negative transition of pulse is called -ve edge.

The transition by +ve edge or negative edge is called "edge triggering"

⇒ clock cycle by +ve edge




⇒ -ve edge triggered



- There are three types of edge triggered flip flop
- SR flip flop
 - D flip flop
 - JK flip flop


Triggered SR flip flop



- for Q_1 , $S_1 = (\overline{S \cdot \text{clock}}) \Rightarrow S_1 = \overline{S} + \overline{\text{clock}}$
- for Q_2 , $R_2 = (\overline{R \cdot \text{clock}}) \Rightarrow R_2 = \overline{R} + \overline{\text{clock}}$

| clock | S | R | Q | Q |
|-------|---|---|---------------------|---|
| 0 | X | X | No change | |
| 1 | 0 | 0 | No change | |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | Invalid / forbidden | |

Timing diagram:-



Truth Table of SR flip flop

| # | clock | S | R | Q_{n+1} |
|---|-------|---|---|-----------|
| | 0 | X | X | Q_n |
| | 1 | 0 | 0 | Q_n |
| | 1 | 0 | 1 | 0 |
| | 1 | 1 | 0 | 1 |
| | 1 | 1 | 1 | Invalid |

characteristic table

| Q_n | S | R | Q_{n+1} |
|-------|---|---|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | X |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | X |

excitation table:-

| Input | | Output | |
|-------|-----------|--------|---|
| Q_n | Q_{n+1} | S | R |
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

| Q_n | S | R | Q_{n+1} |
|-------|---|---|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | X |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | X |

$\Rightarrow Q_{n+1} = Q_n \overline{R} + S$

Important Question

Ques 1) Write a short note on weighted & Non weighted code

solⁿ weighted binary codes are those binary codes which obey the positional weight principle. Each position of the number represents a specific weight. Several systems of the codes are used to express the decimal digit 0 through 9. In these codes each decimal digit is represented by a group of four bits. Example :- BCD codes, 8421 codes, 6421, 4221, 5211, 3321 etc

Non weighted code or unweighted codes are those codes in which the digit value does not depend upon their position i.e. each digit position within the number is not assigned fixed value. Example :- Excess 3 code & Gray code

Ques 2) What are the uses of Excess 3 code?

Ans Excess -3 code is also known as self complementary because it can easily be complemented (9's complement) to perform addition in the case of subtraction

It is used to express code used to express decimal number. It is mainly used in arithmetic operation.

Ques 3) What are the uses of BCD code?

- Ans
- It is useful for representation decimal number whose powers of two would give cumulative errors or for representing unevenly where 2 decimal places are only necessary.
 - They are also used in alphanumeric displays where the data only need to be in the range 0 to 9, it is useful for storing two digit in one byte, when alpha ASCII characters are not required.
 - It is a form of binary encoding where each digit in a decimal number is represented in the form of bits
 - This encoding can be done in either 4 bit or 8 bit (usually 4 bit is preferred)
 - It is fast and efficient system that converts the decimal number into binary number as compared to the existing binary system
 - These are generally used in digit displays where the manipulation of data is quite a task
 - Thus BCD plays an important role here because the manipulation is done treating each digit as a separate single sub circuit

Ques 4) What are the uses of Gray code?

- Ans
- The Gray code is used in the transmission of digital signal as it minimize the occurrence of error
 - The Gray code is preferred over the straight

Date: / / Page no:
 binary code in angle measuring devices the
of the Gray code almost eliminates the
possibility of an angle misread, which is
likely if the angle is represented in
straight binary. The cyclic property of
the gray code is a plus in this
application.

- The Gray code is used for labelling the axes
of Karnaugh maps, a graphical technique used
for minimization of Boolean expression.
- The use of gray code to address program
memory in computer minimizes power consump-
tion. This is due to fewer address lines
changing state with advances in the program
counter.
- Gray codes are also very useful in genetic
algorithm since mutation in the code allow
for mostly incremental changes. However
occasionally a one bit change can result
in a big leap, thus leading to a new pro-
perties.
- These codes are precisely used in electro
optical switches and electrochemical signals
- These codes are also use in the conversion
from analog to digital format.
- Use of this code is locating for rotational
position of the shafts

Date: / / Page no:
 Ques) What are the diff. b/w the sequential &
Combinational circuit

- 1) In this output depends only upon present
input
- 2) speed is fast
- 3) It is designed easy
- 4) there is no feedback b/w input and output
- 5) This is time independent
- 6) Elementary building blocks: Logic gates
- 7) used for arithmetic as well as boolean
operation
- 8) Combinational circuits don't have capability
to store any state
- 9) As combinational circuits don't have clock, they
don't require triggering
- 10) These circuits do not have any memory
element
- 11) It is easy to use and handle
- 12) Example - Encoder, Decoder, Multiplexer &
Demultiplexer

Sequential circuit


- 1) In this output depend upon present as well as
past input
- 2) speed is slow
- 3) It is designed tough as compared to combinato-
national circuit
- 4) There exists a feedback path b/w input
and output
- 5) This is time dependent

- 6) elementary building block: flip-flops
- 7) Mainly used for storing data
- 8) sequential circuit have capability to store any state or to retain earlier state
- 9) As sequential circuit are clock dependent they need triggering
- 10) these circuit have memory element
- 11) It is not easy to use and handle
- 12) Examples:- flip-flops, counter


Ques) Implement the following equation in NAND & NOR Gate $Y = \bar{A}B + A\bar{B}$

Solⁿ ① Implementing $Y = \bar{A}B + A\bar{B}$ in NAND Gate


Step 1:- Draw the basic logic diagram



Step 2:- Apply bubble at the output of And Gate and Input of OR Gate.




Step 3:-




Hence this is the implementation of Boolean eqⁿ in NAND Gate

② Implementing $Y = \bar{A}B + A\bar{B}$ in NOR Gate


Step 1:- Draw the Basic logic diagram



Step 2:- Apply bubble at the output of NOR Gate and input of AND Gate



Step 3:-



Ques) Explain the following in details

- i) Binary No. system (ii) Decimal No. system
ii) Octal No. system (iv) Hexadecimal No. system

Ans i) Binary No. system = A binary number is a number expressed in the base 2 numeral system or binary numeral system, a method of mathematical expression which uses only two symbols typically "0" and "1". The base 2 numeral system is a positional notation with a radix of 2 each digit is referred to as a bit, or binary digit.

ii) Decimal number system = The decimal number system is the standard system for denoting integer and non-integer. It is the extension to non integer number of Hindu Arabic numeral system. The way of denoting number in the decimal system is often referred to as decimal notation. Base = 10

iii) Octal number system :- The octal numeral system or oct for short is the base 8 number system and uses the digit 0 to 7, that is to say = 10 octal represent eight and 100 octal represent 60 four ~~Hexadecimal~~

iv) Hexadecimal number system = Hexadecimal is the name of the numbering system that is base 16. This system, therefore, has numeral from 0 to 15 that means that two digit decimal numbers 10-15 must be represented by a single

numeral to exist in the numbering system.

Ques) Explain the terms 'SOP' & 'POS'

Ans SOP = SOP stands for sum of products. The sum of product expression comes from the fact that two or more products (AND) are summed (OR) together. That is the output from two or more AND gates are connected to the input of an OR gate so that they are effectively OR'ed together to create the final AND-OR logically output.

POS = POS stands for Product of Sum. The Product of Sum expression comes from the fact that two or more sums (OR) are added (AND) together. That is the output from two or more OR gates are connected to the input of an AND gate so that they are effectively AND'ed together to create the final OR-AND output.

Ques) Convert SR flip flop to D flip flop

Soln Truth Table for D flip flop

Step 1:-

| D | Qn | Qn+1 |
|---|----|------|
| 0 | X | 0 |
| 1 | X | 1 |

Excitation table for SR flip flop

| Q_n | Q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

Truth Table of D Flip Flop

Excitation table of SR flip flop

| | D | Q_n | Q_{n+1} | S | R |
|-----|---|-------|-----------|---|---|
| 0 - | 0 | 0 | 0 | 0 | X |
| 1 - | 0 | 1 | 0 | 0 | 1 |
| 2 - | 1 | 0 | 1 | 1 | 0 |
| 3 - | 1 | 1 | 1 | X | 0 |

conversion table.

Now we'll make K map :-

[NOTE:- Q_{n+1} is an output]

STEP 2:-


- K map for S

| | | | | |
|---|-------|---|---|---------|
| | Q_n | 0 | 1 | |
| D | 0 | 0 | 1 | $S = D$ |
| | 1 | 1 | X | |

- Kmap for R

| | | | | |
|---|-------|---|---|---------------|
| | Q_n | 0 | 1 | |
| D | 0 | X | 1 | $R = \bar{D}$ |
| | 1 | 2 | 3 | |

step 3:- Now we are going to draw the circuits



clock
circuit diagram

(Ques 10) Write the diff. b/w Synchronous & Asynchronous logic circuit

Synchronous sequ-
-ential circuit

Asynchronous sequen-
-tial circuit

- | | |
|---|--|
| 1) These circuit are easy to design | 1) These circuits are difficult to design |
| 2) A clocked flip flop acts as memory element | 2) An unclocked flip flop or time delay element is used as memory element |
| 3) They are slower | 3) faster as clock is not present |
| 4) The status of memory element (i.e flip flop) is affected only at the active edge of clock, if input is changed | 4) The status of memory element will change any time as soon as input is changed |
| 5) flip flop are use in synchronous sequential circuit | 5) latches are used in asynchronous sequential circuit. |

Ques 1) Diff b/w Analogue signals and digital signals

| Characteristics | Analog signal | Digital signal |
|------------------------|---|--|
| Adaptability | Are less adaptable to variety of use | Are more adaptable to variety of use |
| Continuity | Takes on continuous range of amplitude wave | Takes on finite set of discrete values at uniform space points in the time |
| Type of data | continuous in nature | Discrete in nature |
| wave type | sin waves | square wave |
| Medium of Transmission | wire / wireless | wire |
| Type of values | positive / negative | positive values only |
| Security | Non encryption | encryption |
| Power consumption | Analog instrument consume large amount of power | Digital instrument consume very small amount of power |
| Recording data | Records sound waves as they are | converts into a binary waveform |
| Capacity / Bandwidth | Low | High |


| | | |
|----------------------|--|---|
| use | can be used in analog device solely | suitable for Digital electronic device such as computers and cell phone |
| Rate of transmission | slower when compared to digital | Much faster with better productivity |
| Applications | Thermometer | PDA, PCs |
| Examples | Human voice, Thermo-meter, Analog phones | computer, Digital phones, Digital pens |

Ques 12) What is D flip flop?


A D flip flop is a digital electronic circuit used to delay the change of state of its output signal (Q) until the next rising edge of a clock timing inputs signals occurs.

Ques 13) Explain the function of a D flip flop using a suitable diagram and discuss how it works as a latch.

A D flip flop is a digital electronic circuit used to delay the change of state of its output signal (Q) until the next rising edge of a clock timing input signal occurs.



By connecting together four, 1-bit data latches so that all their clock inputs are connected together and are clocked at the same time, a simple "4 bit" data latch can be made as shown below



Ques 14) Convert J-K flip flop to D flip flop?
 soln NOTE - for conversion of any flip flop you

need truth table of destination flip flop and excitation table of source flip flop

Truth table of D Flip Flop

| D | Q _n | Q _{n+1} |
|---|----------------|------------------|
| 0 | X | 0 |
| 1 | X | 1 |

Excitation table of J K flip flop

| Q _n | Q _{n+1} | J | K |
|----------------|------------------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 0 |

Truth table of D Flip Flop

| D | Q _n | Q _{n+1} | J | K |
|---|----------------|------------------|---|---|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 0 | X | 1 |
| 1 | 0 | 1 | 1 | X |
| 1 | 1 | 1 | X | 0 |

conversion table

⇒ kmap for J:-


| | | |
|---|---|---|
| | 0 | 1 |
| 0 | 0 | 1 |
| 1 | 1 | 1 |

J = D

⇒ k map for D:-

| | | |
|-------|---|---|
| Q_n | 0 | 1 |
| 0 | X | 1 |
| 1 | X | 3 |

$K = \bar{D}$



Ques 15) Convert SR flip flop to JK flip flop
Truth table of JK flip flop

| J | K | Q_n | Q_{n+1} |
|---|---|-------|-------------|
| 0 | 0 | X | Q_n |
| 0 | 1 | X | 0 |
| 1 | 0 | X | 1 |
| 1 | 1 | X | \bar{Q}_n |

Excitation table of SR flip flop

| Q_n | Q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

Truth table of JK Flip Flop

| | J | K | Q_n | Q_{n+1} | S | R |
|----|---|---|-------|-----------|---|---|
| 0- | 0 | 0 | 0 | 0 | 0 | X |
| 1- | 0 | 0 | 1 | 1 | X | 0 |
| 2- | 0 | 1 | 0 | 0 | 0 | X |
| 3- | 0 | 1 | 1 | 0 | 0 | 1 |
| 4- | 1 | 0 | 0 | 1 | 1 | 0 |
| 5- | 1 | 0 | 1 | 1 | X | 0 |
| 6- | 1 | 1 | 0 | 1 | 1 | 0 |
| 7- | 1 | 1 | 1 | 0 | 0 | 1 |

⇒ kmap for S:-


| | | | | |
|-------|----|----|----|----|
| Q_n | 00 | 01 | 11 | 10 |
| 0 | | X | 3 | 2 |
| 1 | 1 | X | 1 | 1 |

$S = \bar{Q}_n \bar{J} + \bar{Q}_n K$
 $R = \bar{Q}_n (\bar{J} + K)$

⇒ kmap for R

| | | | | |
|-------|----|----|----|----|
| Q_n | 00 | 01 | 11 | 10 |
| 0 | X | 1 | 1 | X |
| 1 | 1 | 1 | 1 | 1 |

$R = Q_n K$



Ques 16) What is J-K flip flop?

Ans The JK flip flop is basically a Gated SR flip flop with the addition of a clock input circuit that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1".

A J-K flip flop is called an universal flip flop because it can be configured to work as an SR flip-flop, D-flip flop or T flip flop.

Ques 17) Which circuit is used in traffic signal?

Ans Coming to the working principle of traffic lights the main IC is 4017 counter IC which is used to glow the Red, Yellow and Green LED respectively. 555 timer acts as a pulse generator providing an input to the 4017 counter IC.

Ques 18) Define Counter

Ans Counter is a device which stores (and some time displays) the number of times a particular event or process has occurred often in relationship to a clock. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines.

Ques 19) Define Registers

Ans A register is a group of binary cells suitable for holding binary information. A group of cascaded flip-flops used to store related

bits of information is known as registers. Registers are a type of computer memory used to quickly accept, store and transfer data and instructions that are being used immediately by the CPU. The registers used by the CPU are often termed as processor registers.

Ques 20) Convert excess 3 code as decimal

1) $(0110\ 0111\ 1000)_{ex-3} = (?)_{10}$

Solⁿ

$$\begin{array}{r} 0110\ 0111\ 1000 \\ \underline{-3\ \ -3\ \ -3} \\ 3\ 4\ 5 \Rightarrow (345)_{10} \end{array}$$

2) $(0110\ 1011\ 1100\ 0111)_{ex-3} = (?)_{10}$

Solⁿ

$$\begin{array}{r} 0110\ 1011\ 1100\ 0111 \\ \underline{-3\ \ -3\ \ -3\ \ -3} \\ 3\ 8\ 9\ 4 \Rightarrow (3894)_{10} \end{array}$$

Ques 21) Convert Decimal to BCD

1) $(345)_{10} = (?)_{BCD}$

Solⁿ

$$\begin{array}{r} 3\ 4\ 5 \\ \downarrow\ \downarrow\ \downarrow \\ 0011\ 0100\ 0101 \Rightarrow (0011\ 0100\ 0101)_{BCD} \end{array}$$

2) $(26)_{10} = (?)_{BCD}$

Solⁿ





$$\begin{array}{r} 2\ 6 \\ \downarrow\ \downarrow \\ 0010\ 0110 \Rightarrow (0010\ 0110)_{BCD} \end{array}$$

3) $(2019)_{10} = (?)_{BCD}$

Solⁿ

$$\begin{array}{r} 2\ 0\ 1\ 9 \\ \downarrow\ \downarrow\ \downarrow\ \downarrow \\ 0010\ 0000\ 0001\ 1001 \\ \Rightarrow (0010\ 0000\ 0001\ 1001)_{BCD} \end{array}$$

Ques 22) Convert binary to gray



Ques 23) Master slave flip flop explain?

Ans) Master slave flip flop is a type of clocked flip flop consisting of master and slave elements that are clocked on complementary transitions of the clock signal.

Firstly the master flip flop is positive level triggered flip flop and the slave flip flop is negative level triggered, so the master responds before the slave. If $J=0$ and $K=1$ the high '0' output of the master goes to the K input of the slave and the clock forces the slave to reset, thus the slave copies the master's flip.

Two similar flip flop in sequence. The first is called Master, the second is called the slave because he follows the action of the Master. And when the master is awake, the slave is sleeping and vice versa. If the master is triggered by the edge of the clock, the slave on the -ve edge of the same clock also, they never meet

and collide with each other.

- The clocked JK latch acts as the master and the clocked SR latch acts as the slave.

NOTE:- The JK flip flop name has been kept on the inventor's name of the circuit known as Jack Kilby.

⇒ T flip flop stands for 'toggle' flip flop.

Ques 24) What is the uses of flip flop?

Ans) Flip flops are used to design registers.

USE OF SR FLIP FLOP

- It is used to keep record of different values of variable state like intermediate input or output.
- The SR flip-flop is very effective in removing the effects of switch bounce, which is the unwanted noise caused during the switching of electronics devices.

USE OF JK FLIP FLOP

- It is widely used in shift registers, counters, PWM and computer applications.

USE OF T FLIP FLOP

- It is used in counter design.
- These flip flop are used for constructing binary counters.
- They are used in frequency dividers.
- This type of sequential circuits is also present in binary addition devices.

Synchronous data transfer

- 1) Two unit shares a common clock
- 2) Data transfer b/w sender & receiver is synchronized with same clock pulse
- 3) Used b/w devices that matches in speed
- 4) Bits are transmitted continuously to keep the frequency synchronous in both units
- 5) Synchronous means 'at the same time' (due to common clock)
- 6) fast
- 7) costly

Asynchronous Data Transfer


- 1) Two units are independent & each have its own clock
- 2) Data trans. b/w sender & receiver is not synchronized with same clock pulse
- 3) Used b/w devices that do not matches in speed
- 4) Bits are sent only when it is available & line remains idle when there is no info. to be transmitted
- 5) Asynchronous mean "regular interval" (due to no common clock)
- 6) slow
- 7) economical

⇒ Asynchronous data transfer b/w two independent unit requires control signals to be transmitted b/w communicating units to indicate the time at which data is to be transmitted

There are two types of method used in Asynchronous

- 1) Strobe control
- 2) Handshaking method


1) Strobe control = In this method sender sends the strobe pulse to the receiver which informs



the receiver that the sender is going to send the data transfer.


There is a drawback of this method i.e. when sender sends strobe signal to receiver to inform that the data transfer is about to start but in return the receiver don't send any kind of signal.

2) Handshaking method = In this method the sender tells the receiver by sending signal that the data transfer is about to start in return the receiver also send the signal by which the sender understand that receiving device is ready for taking data received the data




⇒ Strobe control = It employs a single control line to time each transfer ⇒ The strobe may be activated by either source or destination

Source initiates strobe for data transfer




Ⓐ Block diagram




Ⓑ Timing diagram

Destination-initiated strobe for data transfer




Ⓒ Block diagram




Ⓓ Timing diagram

eg = memory write control signal from CPU to memory unit



eg - memory read control signal from CPU to memory unit




⇒ Disadvantage of Stroke control

- 1) Source unit that initiates the transfer has no way of knowing whether the destination unit has actually received the data item that was placed in the bus.
- 2) Similarly, destination unit that initiates the transfer has no way of knowing whether the source unit has actually placed the data on the bus.


Handshaking Method


- ⇒ It solves the problem of stroke method by introducing a second control signal that provides a reply to the unit that initiates the transfer.
- ⇒ Stroke control + Acknowledgement signal [Two wire control]

Source initiated



Destination initiated





Advantage

- 1) It provides a high degree of flexibility & reliability
- 2) If one unit is faulty, the data transfer is not completed such an error can be detected by time out mechanism which produces an alarm if the data transfer is completed within a predetermined time.