


# Number System

## # Analog & digital signals


→ Analog signals = These are continuous signals and they have values in limited range.





⇒ Disadvantages of Analog signals

- Noise in channels
- When we transmit analog signals through a medium then at output we get weak signals


→ Digital signals = It only changes b/w 2 discrete levels of voltage or values



→ Positive logic :-



→ Negative logic :-



## ⇒ Application & advantages of Digital System

- easier to design
- fast response time
- Information can be stored and retrieved easily
- Accurate
- less effected by noise
- Programmed by a set of stored instruction
- can be fabricated in chips

# Decimal number system = It is also called Arabic numerals. It has ten symbols i.e. 0 to 9. Its base or radix is 10.

NOTE = Largest digit in any number system is equals to radix - 1

ex:- largest digit in decimal no. =  $10 - 1 = 9$

⇒ Weight :-

95	weight of 4 is 10
$\downarrow$	$\downarrow$
$4 \times 10$	$5 \times 1$

# Binary number system = It has 2 symbols i.e. 0 and 1 and its radix is 2. 0 and 1 are called as bits

ex:-

0 1 0 1
$\downarrow$
MSB
LSB

(Most significant bit) (Least significant bit)

⇒ 89x1 System / code

8	4	2	1	Decimal
B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	
0	0	0	0	0
0	0	0	1	1

B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Decimal
0	1	1	0	6
1	0	0	1	9

By this system we can count to 15  
वाहा वाहा १ लिख देना जी अड करो तो  
decimal no. आ रहा हो).

for more than 15 we use 16 bit code.

⇒ 16x1 System / code

16	8	4	2	1	Decimal
B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	
1	0	0	0	0	16
1	0	1	0	0	20
1	1	0	0	1	25

here we can count to 31

⇒ formula for highest decimal no. :-

$$\text{highest decimal no.} = 2^n - 1$$

m = bits

ex:- if we are having 4 bit binary number then, highest decimal no. =  $2^4 - 1$

$$\Rightarrow 16 - 1 \Rightarrow 15$$

⇒ Imp facts :-

- collection of 4 bits = a nibble
- collection of 8 bits = 1 byte

$$\Rightarrow 1 \text{ byte} = 2 \text{ nibble}$$

# Binary to decimal conversion

→ A no. with decimal point is represented by a series of coefficient as:- a<sub>4</sub> a<sub>3</sub> a<sub>2</sub> a<sub>1</sub> a<sub>0</sub> . a<sub>-1</sub> a<sub>-2</sub> a<sub>-3</sub>

$$\text{ex:- } \frac{1}{2^3} + \frac{1}{2^2} + \frac{0}{2^1} + \frac{0}{2^0} + \frac{1}{2^{-1}} + \frac{1}{2^{-2}}$$

→ A no. expressed in base  $r$  system has coefficients multiplied by powers of  $r$ :

$$a_n r^n + a_{n-1} r^{n-1} + \dots + a_2 r^2 + a_1 r + a_0 + a_{-1} r^{-1} + a_{-2} r^{-2} + \dots + a_{-m} r^{-m}$$

$$\text{ex: } (11010.11)_2 = (?)_{10}$$

$$\text{sol: } 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$\Rightarrow 16 + 8 + 2 + \frac{1}{2} + \frac{1}{4} \Rightarrow 26 + \frac{10}{16}$$

$$\Rightarrow (26.625)_{10} \text{ ans}$$

$$(2) (110101)_2 = (?)_{10}$$

$$\Rightarrow 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$\Rightarrow 32 + 16 + 0 + 4 + 0 + 1 \Rightarrow (153)_{10}$$

$$(3) (1101101)_2 = (?)_{10}$$

$$\Rightarrow 1 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 \cancel{*} 1 \times 2^0$$

$$\Rightarrow 64 + 32 + 8 + 4 + 1 \Rightarrow (109)_{10}$$

$$(4) (110110)_2 = (?)_{10}$$

$$\Rightarrow 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$\Rightarrow 32 + 16 + 4 + 2 \Rightarrow (54)_{10}$$

$$(5) (111.101)_2 = (?)_{10}$$

$$\Rightarrow 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$\Rightarrow 4 + 2 + 1 + \frac{1}{2} + \frac{1}{8} \Rightarrow 7 + \frac{1}{2} + \frac{1}{8}$$

$$\Rightarrow \frac{112}{16} + \frac{8}{8} + \frac{2}{8} \Rightarrow \frac{122}{16} + \frac{7.6}{8} \Rightarrow (7.6)_{10}$$

# Decimal to Binary conversion:-

$$\text{ex: } (25.5)_{10}$$

Integer part  $\rightarrow$  fractional part

→ for integer part divide by  $r$  until the quotient becomes 0 and track the remainder

→ for fractional part multiply by  $r$  until it becomes 0

$$\text{ex: } (1) (25.5)_{10} = (?)_2$$

$\Rightarrow$

2   25
2   12      1 $\rightarrow$ LSB
2   6      0
2   3      0
2   1      1
0      1 $\rightarrow$ MSB

$$\Rightarrow 0.5 \times 2 = 1.00 \quad 1 \rightarrow \text{MSB}$$

$$0.0 \times 2 = 0.00$$

$$\Rightarrow (25.5)_{10} = 11001.1$$

$$(2) (10.625)_{10} = (?)_2$$

$$\Rightarrow 2 | 10$$

2   5      0 $\rightarrow$ LSB
2   2      1
2   1      0

$$0 | 1 \rightarrow \text{MSB}$$

$$\Rightarrow 0.625 \times 2 = 1.250 \quad 1 \rightarrow \text{MSB}$$

$$0.250 \times 2 = 0.500 \quad 0$$

$$0.500 \times 2 = 1.000 \quad 1 \rightarrow \text{LSB}$$

$$0.000 \times 2 = 0.000$$

$$\Rightarrow (10.625)_{10} = (1010.101)_2$$

$$(3) (49.90)_{10} = (?)_2$$

⇒	2   49
	2   24      1 → LSB
	2   12      0
	2   6      0 $\Rightarrow 110001$
	2   3      0
	2   1      1
	0      1 → MSB

$$\Rightarrow 0.90 \times 2 = 0.40 \quad 0$$

~~0.40 \times 2 = 0.80~~ ~~0~~

$$0.80 \times 2 = 0.80 \quad 0$$

$$0.80 \times 2 = 1.60 \quad 1$$

$$0.60 \times 2 = 1.20 \quad 1$$

$$0.20 \times 2 = 0.40 \quad 0$$

$$\Rightarrow 110001.00110 \text{ ans}$$

# Octal number system:- It has digits from 0 to 7  
Its radix is 8

Decimal	Binary	Octal
0	0000	0
1	0001	1
2	0010	2
3	1	3
4	0111	7
5	1000	10
6	1001	11

# Octal to decimal conversion :-

$$\text{ex:- } ① (1645)_8 = (?)_{10}$$

$$\Rightarrow 6 \times 8^2 + 4 \times 8^1 + 5 \times 8^0 \Rightarrow 6 \times 64 + 32 + 5$$

$$\Rightarrow 384 + 32 \Rightarrow (421)_{10}$$

$$\begin{aligned} ② (175.5)_8 &= (?)_{10} \\ \Rightarrow 7 \times 8^1 + 5 \times 8^0 + 5 \times 8^{-1} &\Rightarrow 56 + 5 + \frac{5}{8} \\ \Rightarrow 448 + 40 + 5 &\Rightarrow \frac{483}{8}^{61.6} \Rightarrow (61.6)_{10} \end{aligned}$$

# Decimal to octal conversion

$$\text{ex:- } ① (7825)_{10} = (?)_8$$

8   7825
8   978
8   122
8   15
8   1
0      1 → MSB

$$③ (0.68)_{10} = (?)_8$$

$$\Rightarrow 0.68 \times 8 = 5.44 \quad 5$$

$$0.44 \times 8 = 3.52 \quad 3$$

$$0.52 \times 8 = 4.16 \quad 4 \Rightarrow (1539121)_8$$

$$0.16 \times 8 = 1.28 \quad 1$$

$$0.28 \times 8 = 2.24 \quad 2$$

$$0.24 \times 8 = 1.92 \quad 1$$

# Octal to Binary conversion

$$\text{ex:- } ① (477)_8 = (?)_2$$

$$0100 \leftarrow 111 \rightarrow 100 \Rightarrow (100111100)_2$$

$$② (37.2)_8$$

$$011 \leftarrow 111 \rightarrow 010 \Rightarrow (01111.010)_2$$

## # Binary to Octal (conversion)

$$\text{ex: } \textcircled{1} (10101101.011)_2 = (?)_8 \Rightarrow 535.3$$

$\begin{array}{ccccccc} & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 \\ \downarrow & & & & & & & & \\ 5 & 3 & 5 & & & & & 3 \end{array}$

$$\textcircled{2} (101011011.011)_2$$

# Hexadecimal Number System :- Base / radix = 16  
It contains 10 digits from 0 to 9 and 6  
characters from A to F

Decimal	Binary	Hex
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D
14	1110	E
15	1111	F
16	10000	10

## ⇒ Hex to Binary Conversion :-

$$\text{ex: } \textcircled{1} (4F.D)_{16} = (?)_2$$

$\begin{array}{ccccc} 0 & 1 & 0 & 0 & 1 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 0 & 0 & 1 & 0 & 1 \end{array}$

$$\Rightarrow (010011100101101)_2$$

ans

$$\textcircled{2} (5C4D)_{16} = (?)_2$$

$\begin{array}{ccccc} 0 & 1 & 0 & 1 & 1 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 0 & 1 & 0 & 0 & 1 \end{array}$

$$\Rightarrow (0101110001001101)_2$$

ans

## ⇒ Binary to Hex conversion

$$\text{ex: } \textcircled{1} (00110011010111)_2 = (?)_{16}$$

$\begin{array}{ccccc} & 1 & 1 & 0 & 1 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 2 & 9 & 10 & 15 & \end{array}$

$$\Rightarrow (09AF)_{16} \text{ ans}$$

$$\textcircled{2} (101100101011)_2 = (?)_{16}$$

$\begin{array}{ccccc} & 1 & 1 & 0 & 1 \\ \downarrow & \downarrow & \downarrow & & \downarrow \\ 1 & 1 & = B & 2 & 11 = B \end{array}$

$$\Rightarrow (B2B)_{16} \text{ ans}$$

## ⇒ Hex to decimal conversion

$$\text{ex: } \textcircled{1} (4F)_{16} = (?)_{10}$$

$$\Rightarrow 4 \times 16^1 + F \times 16^0 \Rightarrow 64 + 15 \quad \{ \because F = 15 \}$$

$$\Rightarrow (79)_8$$

$$\textcircled{2} (3A.2F)_{16} = (?)_8$$

$$\Rightarrow 3 \times 16^1 + A \times 16^0 + 2 \times 16^{-1} + F \times 16^{-2}$$

$$\Rightarrow 48 + 10 + \frac{2}{16} + \frac{15}{16^2} \quad \{ \because A = 10 \text{ and } F = 15 \}$$

$$\Rightarrow 48 \times 16 \times 16 + 10 \times 16 \times 16 + 2 \times 16 + 15$$

$16^2 \times 16$

$$\Rightarrow 12288 + 2560 + 32 + 15 \Rightarrow 14895 \Rightarrow (58.18)_8$$

$256 \quad 256$

## ⇒ Decimal to Hex (conversion)

$$\text{ex: } \textcircled{1} (94.5)_{10} = (?)_{16}$$

$$\Rightarrow 16 | 94$$

16	5	14	= E → LSB	$\Rightarrow SE$
	0	5	→ MSB	

$$\Rightarrow 0.5 \times 16 = 8.0 \quad 8$$

$$0.0 \times 16 = 0$$

$$\Rightarrow (SE.8)_{16}$$

## ⇒ Hex to octal conversion

$$(4F.34)_{16} = (?)_8$$

$\begin{array}{ccccc} & 0 & 0 & 1 & 0 & 0 \\ \downarrow & & \downarrow & & \downarrow & \downarrow \\ & 1 & 1 & 1 & 1 & 0 \end{array}$

$\begin{array}{ccccc} & 1 & 1 & 1 & 1 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 1 & 1 & 1 & 0 & 0 \end{array}$

$\Rightarrow (117.15)_8$

⇒ Octal to Hex conversion

$$\text{ex - } ① (247.36)_8 = (?)_{16}$$

010	↓	111	↓	↓	↓
0	100	011	11000		
10	7	7	8		
A					

$$\Rightarrow (A7.38)_{16}$$

$$\text{② } (645)_8 = (?)_{16}$$

00110	↓	101	↓	↓	↓
11	10	11			
10	5				
A					

# Binary arithmetic

→ Addition:-

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

# ex:- ①  $\begin{array}{r} 11001101 \\ + 01011100 \\ \hline 10010101 \end{array}$       ②  $\begin{array}{r} 10010101 \\ + 1010001 \\ \hline 100111000 \end{array}$

→ Subtraction:-

A	B	Difference	Carry
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

ex:-  $(172)_{10} \rightarrow (92)_{10}$  convert them into binary & then subtract

2	172	2	42
2	86	2	21
2	43	2	10
2	21	2	5
2	10	2	2
2	5	2	1
2	2	0	1
2	1		
	0	1	1

$$\Rightarrow \begin{array}{r} 10101100 \\ - 00101010 \\ \hline 10000010 \end{array} \Rightarrow 1 \times 2^7 + 1 \times 2^1 \\ \Rightarrow 128 + 2 \\ \Rightarrow (130)_{10} \text{ ans}$$

→ Multiplication:-

A	B	ans
0	0	0
0	1	0
1	0	0
1	1	1

$$\begin{array}{r} 10111 \\ \times 101 \\ \hline 10111 \\ 00000X \\ 10111XX \\ \hline 1110011 \end{array} \quad \begin{array}{r} 111 \\ \times 01 \\ \hline 000 \\ 0111 \end{array} \quad \text{ans}$$

→ Division:-

$$1) 0 \div 1 = 0 \quad 2) 1 \div 1 = 1$$

$$\begin{array}{r} 1110101 \\ \hline 1001 \end{array}$$

$$\Rightarrow \begin{array}{r} & \begin{array}{c} 1 & 1 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ - & 1 & 0 & 0 & 1 & | & | \\ & 1 & 0 & 1 & 1 \\ & 1 & 0 & 0 & 1 & | \\ & 0 & 1 & 0 & 0 \\ & 1 & 0 & 0 & 1 \\ & 0 & & & | \\ & 0 & & & 0 \end{array} \\ \text{ans} = & 111 \text{ (Quotient)} \\ \text{Remainder} = & 0 \end{array}$$

## # Signed & Unsigned Binary Number

→ Signed Magnitude Method of Representation

It contains Sign (+/-) + Magnitude

There are 3 ways to represent sign Binary No.

⇒ 1's complement      ⇒ 2's complement

⇒ Signed Magnitude

In Signed Magnitude, if the left most bit is 0 then the Binary number is +ve & if 1 then -ve and other bits will tell about magnitude let us see some examples:-

$$\textcircled{1} \ 0101010 \Rightarrow +42 \quad \textcircled{2} \ 1101010 \Rightarrow -42$$

• 1's complement :- for base radix system there are two types of complements

1) radix complement ( $r$ 's complement)

2) diminished radix complement [ $(r-1)$ 's complement]

→ In binary system, radix complement is 2's complement & diminished radix complement i.e.  $(r-1)$ 's complement will be  $(r-1)$ 's complement & 1's complement

→ In Decimal number system,  $r$ 's complement = 10's complement

&  $(r-1)$ 's complement = 9's complement

1. one's complement :- for finding the one's complement of any binary number we just invert that binary no.  
ex:- find one's complement of  $\underline{+10101}$

$$\text{sol} \quad \underline{0010101} \text{ ans}$$

⇒ Using one's complement for subtraction

(i) Subtracting smaller no. with larger no. i.e  $\underline{\text{larger}} - \underline{\text{smaller}}$   
ex:-  $\textcircled{1}(10110) - (11101)$ ,

step 1:- find one's complement of smaller no. i.e

$$10110 = 01001 \text{ (one's complement)}$$

step 2:- Add larger no. in one's complement of smaller no.

$$\begin{array}{r} \cancel{0} \ 1 \ 0 \ 0 \ 1 \quad \cancel{0} \ 1 \ 0 \ 0 \ 1 \\ + 1 \ 0 \ 1 \ 1 \ 0 \quad \cancel{1} \ 1 \ 1 \ 0 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \quad \cancel{1} \ 0 \ 0 \ 1 \ 1 \ 0 \end{array}$$

Carry (discard this carry)

$$\text{our result} = 00110$$

step 3:- add 1 in step two's result this is our ans

$$00110$$

1

$$00111 \text{ ans}$$

$$\textcircled{2} \ (00111)_2 - (0111)_2$$

$$\Rightarrow 0011 = 1100$$

$$\Rightarrow \underline{1} \ 1 \ 0 \ 0$$

$$\underline{0} \ 1 \ 1 \ 1 \Rightarrow 0011$$

$$\textcircled{1} \ 0 \ 0 \ 1 \ 1$$

discard this carry

⇒ adding 1 in 0011, we get

$$0011$$

1

$$\Rightarrow 0100 \text{ ans}$$

$$0100$$

i) two's complement -

ex:- find two's complement of  $110110_2$

Step 1:- find one's complement of given binary no.

$$\text{i.e } 00100010$$

Step 2:- add 1 in one's complement

$$00100010$$

1

$00100011$  this is two's complement

using two's complement for subtraction

i) Larger - Smaller

$$\text{ex:- } (11101)_2 - (11010)_2$$

Step 1 = find two's complement of smaller no.

$$00101$$

+ 1

$00110$  → two's complement

Step 2 = add larger no. in this two's complement

$$\underline{11101}$$

$$\underline{00110}$$

$$\underline{\textcircled{1}00011}$$

discard this carry, then the left out will be your ans

i.e  $00011$  ans

ii) Smaller - Larger

$$\text{ex:- } (110000)_2 - (11101)_2$$

Step 1 = find two's complement of larger no.

$$000010$$

+ 1

$000011$  → two's complement

Step 2 = add smaller no. to this two's complement

$$\underline{110000}$$

$$\underline{000011}$$

$$\underline{110011}$$

Step 3 = If there was no carry the find two's complement of the result of addition i.e

$$001100$$

+ 1

$- 001101 \rightarrow$  This is the final answer.

just add '-' minus sign in the end because it is smaller - larger.

# BCD numbers:- It stands for Binary coded decimal in this each decimal no. is represented by 4 bit binary. It is a weighted code.

ex:-  $(1234)_{10}$  = (Convert into BCD)

$$\underline{\text{Sum}} \ 0001 \leftarrow \downarrow \rightarrow 0011 \downarrow$$

$$0010 \quad 0100$$

$\Rightarrow (0001001000110100)_{BCD}$  ans //

ex:-  $(24)_8$  find Binary & BCD numbers

$$\Rightarrow (24)_8 \rightarrow (11000)_2 \text{ this is Binary}$$

$$\Rightarrow (\text{24})\downarrow 0010 \rightarrow 0100 \Rightarrow 00100100 \text{ this is BCD}$$

This all is decimal to BCD conversions

$\Rightarrow$  BCD to decimal conversions

$$\text{ex:- } \begin{array}{cccc} 0 & 0 & 1 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 3 & 2 & 8 & 4 \end{array} \quad \text{ans} = 32.94$$

$\Rightarrow$  BCD addition:- If the sum of 4 bit binary is  $\leq 9$  then it is valid BCD number. But if sum is  $\geq 9$  then it is invalid BCD number. and if there is any carry, then it is also invalid BCD number.

$$\text{ex:- } \begin{array}{c} \textcircled{1} 0010 \\ 0011 \\ \hline 0101 \end{array}$$

$$\begin{array}{c} 0011 \\ + 0101 \\ \hline 0100 \end{array}$$

It is valid because the ans is  $< 9$

(2)  $\begin{array}{r} 1001 \\ + 0100 \\ \hline 1101 \end{array}$  It is invalid because the answer to make this valid we'll add 8 in the carry

$0110$

$10011 \Rightarrow 0001 \quad 0011$   
carry (1) 3) 8

(3)  $\begin{array}{r} 0001 \quad 0110 \\ 0001 \quad 0101 \\ \hline 0010 \quad 1011 \end{array}$

this is <9      this is >9  
adding 6(i.e. 0110) in 1011

$\begin{array}{r} 0010 \quad 1011 \\ 0110 \\ \hline 0011 \quad 0001 \\ \downarrow \quad \downarrow \\ 3 \quad 1 \end{array} \Rightarrow (31)_10$

(4)  $\begin{array}{r} 0110 \quad 0111 \\ 0101 \quad 0011 \\ \hline 1011 \quad 1010 \end{array}$  [Both are >9 then add 0110 in both]

$\begin{array}{r} + 0110 \quad 0110 \\ \hline 00010010 \quad 0000 \end{array} \Rightarrow (120)_10$

1	2	0
---	---	---

# Excess 3 code / XS-3 code :- It is a non weighted code it means it has no positional weighted

ex:- (1) Convert 14 into XS-3 code

Step 1:- add 3 in all digits i.e.  $\begin{array}{r} 1 \quad 4 \\ + 3 \quad + 3 \\ \hline \end{array}$

$0100 \leftarrow 4 \rightarrow 0111$

$\Rightarrow (01000111)$  this is XS-3 code

(5)  $25 \rightarrow \text{XS-3?}$

$\begin{array}{r} 3+3 \\ \hline 58 \end{array} \Rightarrow 5 = 0101 \Rightarrow (01011000)$  this is XS-3 code of 25

# Gray Code :- It is also a non weighted code  
Those who are non weighted code are can't be used in arithmetic, BCD. Non weighted code are cyclic code or unit distance code  
In the Gray code at a time only one bit get changed

Decimal	Binary	Gray code
1	0001	0001
2	0010	0011
3	0111	0110
4	0100	0110

$\Rightarrow$  we use Gray code in error detection techniques.

$\Rightarrow$  Binary to Gray conversion

ex:- (1)  $(11010)_2 \rightarrow$  gray code

Step 1:- Put the MSB as it is

Step 2:- add the bits one by one & discard the carry

soln  $(1 \oplus 1 \oplus 1)_2$

10111 this is the final ans

(2)  $(1000)_2 \rightarrow$  gray code (3)  $(1011)_2$

soln 1100 gray code

soln 1110 gray code

$\Rightarrow$  Gray code to Binary :-

ex (1)  $(1011)_2 \rightarrow (?)_2$

Step 1:- Put the MSB as it is

Step 2:- add the output with bits one by one & discard the carry

$\begin{array}{r} 1011 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 1 \quad 0 \quad 1 \end{array} \Rightarrow (1101)_2$

$$\begin{array}{r} \frac{1}{\downarrow} \frac{1}{\downarrow} \\ \frac{1}{\downarrow} \frac{1}{\downarrow} \end{array} \rightarrow (100)_2$$

$$\rightarrow (1000)_2$$

# Logic Gates = They have the ability to take decisions  
 It is made up of no. of electronic devices (transistor, resistors etc.) It is an electric circuit  
 It has two levels i.e. High and low or True & False or on & off or ~~1 & 0~~<sup>1 & 0</sup>. If we give 1 or more than 1 input signals and it produces one output signal.

→ Basic logic Gates = It is of 3 types:-

- 1. AND
- 2. OR
- 3. NOT

- NOT gate = It is also known as inverter because it invert the value of input. If input is high then output will be low & vice versa. It has only one input and produces one output


A  $\rightarrow$   $\bar{A}$  this is the symbol

A	$\bar{A}$
0	1
1	0

A	0	1	1
$\bar{A}$	1	0	0

It's IC is 7404

- AND Gate = It is simply the multiplication. It has <sup>two</sup> or more than <sup>two</sup> inputs & produces one output. If all the inputs are high then only the output is high otherwise the output will be low.



x=n.b this is the symbol of 2 input AND Gate

A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

This is the truth table of 2 input And Gate

A	0	0	0	0
B	1	1	1	1
$\bar{B}$	0	1	0	1
X	0	0	0	0

This is the timing diagram of 2 input AND Gate

It's IC is 7408

- OR Gate = It is simply the addition. If we give 0 or more than 2 inputs then it produces one output. If all the inputs are low then the output will be low. If any of the input is high then the output is high.



this is the symbol for 2 input OR gate

A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

This is the truth table for 2 input OR gate

	$\phi$	1
A	0 0	1 0 0
B	0   0   0	
X	0   1   1	0   1   1


This is the timing diagram of 2 input OR Gate

It's IC is 7432

→ Universal Gates:- It is of two types:-

- 1. NAND
- 2. NOR

• NAND = It is AND + NOT Gate it simply invert the output of AND Gate. It can have 2 or more than 2 inputs & can produce one output



These are the symbols

If both the outputs are high then <sup>only</sup> the inputs will be low. It's IC is 7400

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


This is the truth table for 2 input NAND Gates

Boolean expression :-  $Y = \overline{AB}$

A	0 0	0 0
B	0   0   0	
X	1 1 1	1 1 1

This is the timing diagram of 2 input NAND Gate

- NOR Gate = It is OR + NOT. It shows inverted output of OR Gate. It can have 2 or more than 2 inputs and can produce one output. If all the inputs are low then only the output is high.



These are the symbols of 2 input NOR Gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

This is the truth table for 2 input NOR Gate

Boolean expression :-  $Y = \overline{A+B}$

A	0 0	0 0
B	1   0   0	
Y	0 0 0	0   0

This is the timing diagram of 2 input NOR Gate


→ Special Gates:- It is of two types

- 1. XOR Gate
- 2. XNOR Gate


- XOR Gate = It's boolean expression is:-

$$Y = \overline{AB} + A\overline{B}$$

and its symbol is:-



Implementing it's Boolean expression:-



This is the logic diagram

A	B	$\bar{A}$	$\bar{B}$	$\bar{A}B$	$\bar{A}\bar{B}$	y
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0

$y = A \oplus B$  this shows that we have six XOR gate


If both the inputs are same then the output is low otherwise the output is high

- XNOR = its Boolean expression is :-

$$y = AB + \bar{A}\bar{B}$$

its symbol is :-

implementing its Boolean expression :-



This is the logic diagram

A	B	$\bar{A}$	$\bar{B}$	$AB$	$\bar{A}\bar{B}$	y
0	0	1	1	0	1	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	1	1	1

If both the inputs are at same then the output is high otherwise the output is low.

IC = 74266

### # Universal properties of GATE

firstly let us see some general expressions

$$1. \quad x + yz = (x+y)(x+z)$$


$$2. \quad \overline{x \cdot y} = \overline{x} + \overline{y} \quad 4. \quad x(x+y) = x$$

$$3. \quad \overline{\overline{x}} = x \quad 5. \quad \overline{x+y} = \overline{x} \cdot \overline{y}$$


Now let us see the properties :-

⇒ Under the universal properties NAND Gate & NOR Gate comes


⇒ designing NOT gate using NAND gate




⇒ designing OR gate using NAND gate



⇒ designing NOT gate using NOR gate



⇒ designing AND gate using NOR gate



like these examples using NAND & NOR we can design any Gates.

# Boolean Algebra :- It was created by George Boole in 1854. It can only have Boolean constant and Boolean variable

- logical addition = OR operator

symbol = '+'

- logical multiplication = AND operator

symbol = '\*'

- logical inversion = Not operator

symbol = '̄' (bar), '̄' (prime)

⇒ Basic postulates of Boolean algebra

- If  $A+1$  then  $A=0$  and vice versa

- If  $a$  &  $b$  are the two inputs then  
 $y = a+b$

- If  $a$  and  $b$  are the two inputs then  
 $y = a \cdot b$

- If  $a$  is input then its complement is  $\bar{a}$

⇒ Boolean identities :-

- $A+A = A$
- $A+1 = 1$

$$\bullet A \cdot 0 = 0 \quad \bullet A \cdot 1 = A \quad \bullet A \cdot A = A$$

$$\bullet A \cdot \bar{A} = 0 \quad \bullet A \cdot B = B \cdot A$$

$$\bullet A + (B+C) = (A+B)+C \quad \bullet A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

NOTE :-

- (1)  $A+A$  &  $A \cdot A$  are the parts of Idempotent law

(2)  $A \cdot \bar{A}$  &  $A+\bar{A}$  are the parts of Complementary law

(3)  $\bar{\bar{x}} = x$  this is Involution law

(4)  $A+B = B+A$  this is the part of Commutative law

$A \cdot B = B \cdot A$

$$(5) x+x \cdot 1 = x \text{ this is absorption law}$$

$$x(x+1) = x$$

$$(6) x+\bar{x} \cdot y = (x+y) \quad (7) xy + yz + \bar{y}z = xy + z$$

# De Morgan's Theorem :- It has two parts

→ Theorem 1 = Complement of a product is equal to addition of the complements

i.e  $\overline{A \cdot B} = \bar{A} + \bar{B}$

A	B	$\bar{A}$	$\bar{B}$	$\bar{A} \cdot \bar{B}$	$\bar{A} + \bar{B}$
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

Hence proved

→ Theorem 2 = Complement of a sum is equal to product of the complements

i.e  $\overline{A+B} = \bar{A} \cdot \bar{B}$

A	B	$\bar{A}$	$\bar{B}$	$\bar{A} + \bar{B}$	$\bar{A} \cdot \bar{B}$
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

ques1) Simplify  $(A+B) + \bar{C}$

Soln By De Morgan's theorem :-  $(\bar{A} \cdot \bar{B}) \cdot \bar{C}$

$$\Rightarrow (A+B) \cdot C \text{ ans/}$$

ques2) Simplify  $C(\bar{A}+B) + \bar{C}D$

Soln  $\Rightarrow (\bar{A}+B) \cdot \bar{C}D \Rightarrow (\bar{A}+B) \cdot CD \text{ ans/}$

Ques)  $Y = A + \bar{A}B$  Simplify  
Soln  $Y = (A + \bar{A}) \cdot (A + B)$   $\{\because (A + \bar{A}) = 1\}$   $\therefore 1 \cdot A = A$   
 $\Rightarrow Y = 1 \cdot (A + B) \Rightarrow Y = A + B$  ans//

Ques) Simplify  $(x+y)(x+\bar{y})(\bar{x}+y)$   
Soln  $(x+y)(x\bar{x} + xy + \bar{x}\bar{y} + y\bar{y})$   $\{\because x\bar{x} = 0 \text{ & } y\bar{y} = 0\}$   
 $\Rightarrow (x+y)(xy + \bar{x}\bar{y}) \Rightarrow (x \cdot xy + \bar{x}\bar{y}x + x\bar{x}y + \bar{x}\bar{y}y)$   
 $\Rightarrow xy + xy + 0 + 0 \quad \{\because x\bar{x} = 0\}$   
 $\Rightarrow xy \quad \{\because A+A = A\}$

Ques)  $(x\bar{y} + xy\bar{z}) + x(y + x\bar{z})$  Simplify

Soln  $\Rightarrow (\bar{x}\bar{y} + x\bar{y}z) + xy + x \cdot x\bar{y} \Rightarrow (\bar{x}\bar{y} + xy\bar{z}) + xy + x\bar{y}$   
 $\Rightarrow \bar{x}\bar{y} + x\bar{y}z + xy + x\bar{y} \Rightarrow (\bar{x}\bar{y} + xy\bar{z}) + x$   
 $\Rightarrow (\bar{x}\bar{y} + xy\bar{z}) \cdot \bar{x} \Rightarrow x(\bar{y} + y\bar{z}) \cdot \bar{x} \quad \{\because x\bar{x} = 0\}$   
 $\Rightarrow 0//$

Ques)  $Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + ABC$

Soln  $Y = \bar{A}\bar{C}(\bar{B} + B) + \bar{A}B(\bar{C} + C)$   
 $Y = \bar{A}\bar{C} + \bar{A}B(C + AB)$   
 $Y = \bar{A}(\bar{C} + BC) + ABC \Rightarrow Y = \bar{A}(\bar{C} + C)(\bar{C} + B) + ABC$   
 $Y = \bar{A}(\bar{C} + B) + ABC \Rightarrow Y = \bar{A}\bar{C} + \bar{A}B + ABC$   
 $Y = \bar{A}\bar{C} + B(\bar{A} + A\bar{C}) \Rightarrow Y = \bar{A}\bar{C} + B(\bar{A} + A)(\bar{A} + \bar{C})$   
 $Y = \bar{A}\bar{C} + B(\bar{A} + \bar{C}) \Rightarrow Y = \bar{A}\bar{C} + \bar{A}B + B\bar{C}$  ans//


Ques) i)  $Y = \bar{A} \cdot B + A \cdot \bar{B}$ . draw its truth table, logical diagram

Soln  $Y = \bar{A} \cdot B + A \cdot \bar{B}$

Date / / Page no.

A	B	$\bar{A}$	$\bar{B}$	$\bar{A} \cdot B$	$A \cdot \bar{B}$	Y
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0

Truth table



logic circuit


Ques) ii)  $Y = \bar{A}B + C$

A	B	C	$\bar{A}$	$\bar{A}B$	$\bar{A}B + C$
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	1	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	1	0	0	1
1	1	0	0	0	0
1	1	1	0	0	1


Truth table



logic diagram




# IC diagram of Logic Gates



AND Gate  
IC 7408


OR Gate  
IC 7432



XOR Gate IC 7486

⇒ Application of XOR Gate

- Magnitude comparator
- Binary to Gray code converter
- adder & subtractor circuit
- Parity bit generator



XNOR Gate IC 7404

CMOS IC of XNOR = 74266 4077  
TTL IC of XNOR = 74266

# SOP, POS, Minterm & Maxterm

→ SOP = Sum of product ex:-  $A \cdot B + B \cdot C$  etc.  
In SOP we get minterms

→ POS = Product of sum ex:-  $(A+B) \cdot (B+C)$  etc.  
In POS we get maxterms

→ Minterms = In main terms if  $A=0$  then it is  $\bar{A}$  and if  $A=1$  then it'll remain same i.e. A. It is represented by 'm'

→ Maxterms = In main term if  $A=1$  then it is  $\bar{A}$

and if  $A = 0$  then it'll remain same i.e.  $A$ . It is represented by 'M'

The below truth table is imaginary :-

Input	Output	Product terms	sum terms
A	B	C	
0	0	1	$\bar{A} \bar{B}$
0	1	0	$\bar{A} B$
↑	0	1	$A \bar{B}$
1	1	1	$AB$

[Output K eqn k liye vali terms aayegi jiske aage 1 ki]

$$\Rightarrow C = \bar{A} \bar{B} + A \bar{B} + AB \quad (\text{This type of expression are canonical expression})$$

$$\Rightarrow C = \bar{A} \bar{B} + A(\bar{B} + B)$$

$$\Rightarrow C = \bar{A} \bar{B} + A \Rightarrow C = (A + \bar{A})(A + \bar{B})$$

$$\Rightarrow C = A + \bar{B} \quad (\text{This is the reduced eqn})$$

Now let us see is this is correct or not

A	B	$\bar{B}$	$A + \bar{B}$
0	0	1	1
0	1	0	0
1	0	1	1
1	1	0	1

It shows the reduced eqn is correct

Ques) find the min terms of  $BC+A$

Soln  $BC + A$

In this  $\boxed{\quad}$   $\boxed{\quad}$  In these two places possibilities are

space these possibilities

- i)  $ABC$       ii)  $A\bar{B}\bar{C}$
- iii)  $A\bar{B}C$     iv)  $A\bar{B}\bar{C}$
- i)  $ABC$       ii)  $\bar{A}BC$

Now adding all the possibilities

$$\Rightarrow BC+A = ABC + \bar{A}BC + ABC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

$$\Rightarrow BC+A = ABC + \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

NOTE :- (1) Minterm mai output & mai jisme 1 hoga vali eqn likhi jayegi.

(2) Maxterm mai output mai jisme 0 hoga vali eqn likhi jayegi.

$$(3) F(A, B, C) = \Sigma(1, 4, 5, 6, 7)$$

↳ this shows we have to find minterm

$$(4) F(X, Y, Z) = \Pi(0, 2, 4, 5)$$

↳ this shows we have to find maxterm

$$(5) \text{Conversion in minterms :- } F(A, B, C) = \Sigma(1, 4, 5, 6, 7)$$

iske prime/compliment mai vo terms aayegi jo without compliment mai nahi hai. ↳ iska firs term i.e.  $F'(A, B, C) = \Sigma(0, 2, 3)$  karengi to  $F = \Pi(0, 2, 3)$  minterm

6) Conversion in maxterms :- Simply if we want to change min into max then, firstly change the sign and then put the missing values.

# Karnaugh Map (K-Map) :- The K-Map is a systematic method for simplifying & manipulating Boolean expression

→ Two variable K-Map

A \ B	0	1
0	00	01
1	10	11

agay m likha hai to given position for 1 rakh do or agar M

likha hai to given position for 0 rakh do

(i)  $Y_M(0, 1, 2)$  find the eqn

A	B
0	0
1	2
1	3

$$Y = \bar{A} + \bar{B}$$

(2) Y(0, 1, 2, 3)

A	B
0	0
1	2

$$Y = \bar{A} + \bar{B} + A + B$$

(3) Y(0, 1, 3)

A	B
0	0
1	2

$$Y = \bar{A} + B$$

→ Three variable K-Map

A	B	C
0	0	0
1	4	0

(1) Y = m(0, 1, 3, 4, 5)

A	B	C
0	0	1
1	4	1

$$Y = \bar{B} + \bar{A} \cdot C$$

(2) Y = m(0, 1, 3, 5, 7)

A	B	C
0	0	1
1	4	0

$$Y = C + \bar{A} \cdot \bar{B}$$

(3) Y = M(0, 1, 3, 5, 7)

A	B	C
0	0	0
1	4	1

$$Y = \bar{C} \cdot (A + B)$$

(4) Y = m(4, 0, 2, 1)

A	B	C
0	0	0
1	4	1

$$Y = \bar{A} \cdot \bar{B} + \bar{B} \cdot \bar{C}$$

(5) Y = m(1, 2, 3, 6, 7)

A	B	C
0	0	0
1	4	0

$$Y = B + \bar{A} \cdot C$$

→ four variable K-Map.

A	B	C	D
00	0	1	3
01	4	5	7
11	12	13	15
10	8	9	11

This is the basic diagram for four variable K-Map

(1) Ym(4, 5, 6, 7, 12, 13, 14, 15) (2) Ym(0, 1, 2, 8, 9, 10, 11)

A	B	C	D
00	0	1	3
01	4	5	7
11	12	13	15
10	8	9	11

A	B	C	D
00	0	1	3
01	4	5	7
11	12	13	15
10	8	9	11

$$Y = \bar{B} \text{ ans/}$$

# Don't care in K' Map

In don't care condition we put 'X' this symbol in the position that is given as don't care condition let us see some examples:-

(1) F(A, B, C) =  $\sum m(2, 3, 4, 5) + \sum d(6, 7)$ 

A	B	C
0	0	1
1	4	1

{ In case of minterms we put X = 1  
In case of maxterm we put X = 0 }

A	B	C
0	0	1
1	4	1

$$Y = A \bar{B} + \bar{A} B \Rightarrow Y = A \oplus B$$

y = A + B this is the final ans/

Date: / / Page no: /

(Ans 2)  $f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 12, 13, 14) + \sum d(1, 4, 5, 11)$

Sol:

AB	CD	00	01	11	10
00	P1	1X	31	21	
01	X	50	21	61	
11	11	15	15	X	11
10	10	90	11X	100	

{Putting X as 3f}

$$\Rightarrow f = \bar{A}\bar{B} + \bar{A}C + AB$$

(Ans 3)  $f(A, B, C, D) = \pi M(5, 8, 9, 10) \pi B(1, 4, 11, 15)$

AB	CD	00	01	11	10
00	P1	1X	1	21	
01	X	50	21	61	
11	11	15	15	X	11
10	10	90	11X	100	

{Putting X = 0f}


$$f = \bar{A}\bar{B} + \bar{A}B\bar{C} + \bar{A}B\bar{D} \\ f = (A+B) \cdot (\bar{A}+B+C+D)$$

### # Combinational Circuit

It is divided into 4 types

- ① Half adder
- ② full adder
- ③ Half subtractor
- ④ full subtractor

In combinational circuit the output depends on present input only.



- ① Half adder    ② full adder

⇒ Half adder = A combinational circuit that performs addition of two bits is called as half adder


Inputs		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Truth table

$$\Rightarrow \text{eqn of sum} : S = \bar{A}B + A\bar{B} = A \oplus B$$

$$\Rightarrow \text{eqn of carry} : C = AB$$


implementing eqn of sum :-



implementing eqn of carry :-



implementing by Exor gate



$$\text{sum} = \bar{A}B + A\bar{B}$$

$$\text{carry} = AB$$


Half adder circuit

→ Adders = Adders are combination of logic gates that combines binary values to obtain a sum  
These are classified into 2 types

logic symbol of Half adder :-



→ Implement Half adder circuit by NAND Gate




This is Half adder circuit

→ By NAND Gate

NOTE:-

- ①  $\overline{AB} = \overline{A} \cdot \overline{B}$
- ②  $\overline{A \cdot B} = \overline{A} + \overline{B}$
- ③  $\overline{\overline{A}} = A$




$$\begin{aligned} \text{sum} &= \overline{AB} + \overline{A}\overline{B} \quad \text{adding } \overline{A}\overline{A} \text{ and } \overline{B}\overline{B} \\ &= \overline{AB} + \overline{A} + \overline{A}\overline{B} + \overline{B}\overline{B} \end{aligned}$$

Date: / / Page no:

$$\begin{aligned} &\Rightarrow A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B}) \Rightarrow A \cdot \overline{A}B + B \cdot \overline{A}\overline{B} \\ &\Rightarrow \overline{A} \cdot \overline{A}B \cdot B \cdot \overline{A}\overline{B} \quad (\text{By De Morgan's theorem}) \\ &\Rightarrow \overline{A} \cdot \overline{A}B \cdot \overline{B} \cdot \overline{A}\overline{B} \end{aligned}$$

for carry :-  $c = AB = \overline{AB}$

Clear logic circuit :-




→ By NOR gate


$$\begin{aligned} \text{Carry} &= c = AB = \overline{AB} \\ \Rightarrow c &= \overline{\overline{A} + \overline{B}} \end{aligned}$$

$$\because \overline{AB} = \overline{A} + \overline{B} \quad (\text{By De Morgan's theorem})$$

sum :-  $\text{sum} = AB + \overline{A}\overline{B}$   
 $\Rightarrow \text{sum} = (AB + \overline{A}\overline{B})$



⇒ full adder :-  
logic symbol :-





Inputs			Output	
A	B	Ci	Sum	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

eqn of sum =  $\bar{A}\bar{B}C_i + \bar{A}\bar{B}\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i$   
sum =  $A \oplus B \oplus C_i$

eqn of carry =  $\bar{A}\bar{B}C_i + A\bar{B}C_i + ABC_i + ABC$   
carry =  $C_i(\bar{A}B + A\bar{B}) + AB(C_i + \bar{C}_i)$


∴ carry =  $(A \oplus B)C_i + AB$




full adder made of two half adder  
⇒ subtractor :- These are classified into 2 parts  
⇒ Half subtractor subtracts 2 bits

Input		Output	
A	B	difference	carry
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

difference =  $\bar{A}B + A\bar{B} = A \oplus B$   
carry =  $\bar{A}B$



⇒ full subtractor :- subtracts 3 bit  
logic symbol



A	B	C	diff.	carry out/w
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{diff} = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + AB\overline{C}$$


$$\text{diff} = ABC\overline{C}$$

$$\text{carry} = \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + \overline{A}BC + AB\overline{C}$$

$$\text{carry} = \overline{A}(\overline{B}C + \overline{B}\overline{C}) + BC(\overline{A} + A)$$

$$\text{carry} = \overline{A}(B\overline{C}) + BC$$

# Multiplexers :- Many inputs, one output



If input =  $2^N$  then selection line = N

→ 2:1 Multiplexer :-  $2^0 = 2$  Selection line  
BLOCK diagram


I <sub>0</sub>		Y	A	Y
I <sub>0</sub>	2:1 MUX		0 I <sub>0</sub>	1 I <sub>1</sub>
I <sub>1</sub>				

A selection line  
Truth table

Boolean expression :-  $Y = I_0\overline{A} + I_1A$

Put  $A = 0 \Rightarrow Y = I_0$

Put  $A = 1 \Rightarrow Y = I_1$




NOTE :- If input enable  $E=0$  then it is enable  
If  $E=1$  then it is disable

→ 4:1 Multiplexer :-  $2^2 = 4$  Selection line

I <sub>0</sub>	.	Y	A	B	Y
I <sub>0</sub>	.		0 0	I <sub>0</sub>	
I <sub>1</sub>		Y	0 1	I <sub>1</sub>	
I <sub>2</sub>	4:1 MUX		1 0	I <sub>2</sub>	
I <sub>3</sub>			1 1	I <sub>3</sub>	

Block diagram  
Truth table

In logic diagram we uses 4 AND Gate



$$Y = I_0 \bar{A} \bar{B} + I_1 \bar{A} \bar{B} + I_2 A \bar{B} + I_3 A B$$

Put  $A=0$  &  $B=0 \Rightarrow Y = I_0 \bar{A} \bar{B}$

Put  $A=0$  &  $B=1 \Rightarrow Y = I_1 \bar{A} \bar{B}$

Put  $A=1$  &  $B=0 \Rightarrow Y = I_2 A \bar{B}$

Put  $A=1$  &  $B=1 \Rightarrow Y = I_3 A B$

E	A	B	Y
0	X	X	N/A
1	0	0	I <sub>0</sub>
1	0	1	I <sub>1</sub>
1	1	0	I <sub>2</sub>
1	1	1	I <sub>3</sub>

This is the truth  
table of active high

(i)  $\rightarrow$  for active low :-   $\rightarrow E=1$   
  $\rightarrow E=0$

E Block diagram Log diagram

E	A	B	Y
1	X	X	Y
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>

Date: / / Page no: \_\_\_\_\_  
 $\Rightarrow Y = 8 : 1 \text{ Mux} \rightarrow \text{selection line}$


I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	A	B	C	Y
0	0	0	0	0	0	0	0	0	0	0	I <sub>0</sub>
0	0	0	0	0	0	0	1	0	0	1	I <sub>1</sub>
0	0	0	0	0	1	0	0	0	1	0	I <sub>2</sub>
0	0	0	0	0	1	0	1	0	1	1	I <sub>3</sub>
1	0	0	0	1	0	0	0	1	0	0	I <sub>4</sub>
1	0	0	0	1	0	0	1	0	1	0	I <sub>5</sub>
1	0	0	0	1	0	1	0	1	1	0	I <sub>6</sub>
1	0	0	0	1	0	1	1	1	1	1	I <sub>7</sub>

$$Y = I_0 \bar{A} \bar{B} \bar{C} + I_1 \bar{A} \bar{B} C + I_2 A \bar{B} \bar{C} + I_3 A \bar{B} C + I_4 A B \bar{C} + I_5 A B C + I_6 A B \bar{C} + I_7 A B C$$

# Designing 8:1 Mux with 4:1 Mux


A	B	C	Output
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>

$\Rightarrow$  two 4:1 mux are required to make one 8:1 mux.



# Designing 16:1 MUX with 4:1 MUX  
⇒ 16:1 MUX =

A	B	C	D	$Y_1$	$Y_2$	$Y_3$	$Y_4$	Final Output
0	0	0	0	I0	I4	I8	I2	I0
0	0	0	1	I1	I5	I9	I13	I1
0	0	1	0	I2	I6	I10	I14	I2
0	0	1	1	I3	I7	I11	I15	I3
0	1	0	0	I0	I4	I8	I12	I4
0	1	0	1	I1	I5	I9	I13	I5
0	1	1	0	I2	I6	I10	I14	I6
0	1	1	1	I3	I7	I11	I15	I7
1	0	0	0	I0	I4	I8	I12	I8
1	0	0	1	I1	I5	I9	I13	I9
1	0	1	0	I2	I6	I10	I14	I10
1	0	1	1	I3	I7	I11	I15	I11
1	1	0	0	I0	I4	I8	I12	I12
1	1	0	1	I1	I5	I9	I13	I13
1	1	1	0	I2	I6	I10	I14	I14
1	1	1	1	I3	I7	I11	I15	I15



# BCD to Gray code converter through logic k Map  
BCD                      Gray

	$B_3$	$B_2$	$B_1$	$B_0$	$G_3$	$G_2$	$G_1$	$G_0$
0-	0	0	0	0	0	0	0	0
1-	0	0	0	1	0	0	0	1
2-	0	0	1	0	0	0	1	1
3-	0	0	1	1	0	0	1	0
4-	0	1	0	0	0	1	1	0
5-	0	1	0	1	0	1	1	1
6-	0	1	1	0	0	1	0	0
7-	0	1	1	1	0	0	0	1
8-	1	0	0	0	1	0	0	0
9-	1	0	0	1	1	0	0	1

$2^4 = 16$  i.e. (0-15) in which (0-9) are valid &

(10-15) are invalid

ex:- convert  $(0110)_{BCD} \rightarrow (?)_{Gray}$

$$0 \xrightarrow{+1} 1 \xrightarrow{+1} 0$$

$$\downarrow \quad \downarrow \quad \downarrow$$

$$(0 \ 1 \ 0 \ 1)_{Gray}$$

$\Rightarrow$  Kmap for  $G_3$

$B_3 B_2$		00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12 X	13 X	15 X	14 X	
10	8	9	11 X	10 X	

don't care (10-15)

$$G_3 \neq B_3$$

$\Rightarrow$  Kmap for  $G_2$

$B_3 B_2$		00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12 X	13 X	15 X	14 X	
10	8	9	11 X	10 X	

$$G_2 = B_3 + B_2$$

$\Rightarrow$  Kmap for  $G_1$

$B_2 B_1$		00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12 X	13 X	15 X	14 X	
10	8	9	11 X	10 X	

$$G_1 = B_2 \oplus \overline{B}_1 + \overline{B}_2 B_1$$


$$G_1 = B_2 \oplus B_1$$

$\Rightarrow$  Kmap for  $G_0$

$B_1 B_0$		00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12 X	13 X	15 X	14 X	
10	8	9	11 X	10 X	

$$G_0 = \overline{B}_1 B_0 + B_1 \overline{B}_0$$

$$G_0 = B_1 \oplus B_0$$



### # Binary to BCD converter

Binary NO.				BCD NO.				
$B_3$	$B_2$	$B_1$	$B_0$	$D_4$	$B_3$	$D_2$	$D_1$	$D_0$
0 - 0	0	0	0	0	0	0	0	0
1 - 0	0	0	1	0	0	0	0	1
2 - 0	0	1	0	0	0	0	0	1
3 - 0	0	1	1	0	0	0	1	1
4 - 0	1	0	0	0	0	0	1	0
5 - 0	1	0	1	0	0	0	1	0
6 - 0	1	1	0	0	0	1	1	0
7 - 0	1	1	1	0	0	1	1	1
8 - 1	0	0	0	0	1	0	0	0
9 - 1	0	0	1	0	1	0	0	1
10 - 1	0	1	0	1	0	0	0	0

	$B_3$	$B_2$	$B_1$	$B_0$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
11 - 1	0	1	1		1	0	0	0	1
12 - 1	1	0	0		1	0	0	1	0
13 - 1	1	0	1		1	0	0	1	1
14 - 1	1	1	0		1	0	1	0	0
15 - 1	1	1	1		1	0	1	0	1

$\Rightarrow$  Kmap for  $D_4$  m(10, 11, 12, 13, 14, 15)

	$B_3B_2$	00	01	11	10
00	0	0	2	3	3
01	1	5	7	0	0
11	12	13	15	14	1
10	8	9	11	10	1

$$Y = B_3B_2 + B_3B_1$$

$$\Rightarrow D_4 = B_3B_2 + B_3B_1$$

$\Rightarrow$  Kmap for  $D_3$  m(8, 9)

	$B_3B_2$	00	01	11	10
00	0	1	3	2	
01	1	5	7	6	
11	12	13	15	14	
10	8	9	11	10	

$$Y = B_3\bar{B}_2\bar{B}_1$$

$$\Rightarrow D_3 = B_3\bar{B}_2\bar{B}_1$$

$\Rightarrow$  Kmap for  $D_2$  m(4, 5, 6, 7, 14, 15)

	$B_3B_2$	00	01	11	10
00	0	1	3	2	
01	1	5	7	6	
11	12	13	15	14	
10	8	9	11	10	

$$Y = \bar{B}_3B_2 + B_2B_1$$

$$\Rightarrow D_2 = \bar{B}_3B_2 + B_2B_1$$

$\Rightarrow$  Kmap for  $D_1$  m(2, 3, 6, 7, 12, 13)

	$B_3B_2$	00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12	13	15	14	
10	8	9	11	10	

$$Y = \bar{B}_3B_2 + B_3B_2$$


$$\Rightarrow D_1 = \bar{B}_3B_1 + B_3B_2$$

$\Rightarrow$  Kmap for  $D_0$  m(1, 3, 5, 7, 9, 11, 13, 15)

	$B_3B_2$	00	01	11	10
00	0	1	3	2	
01	4	5	7	6	
11	12	13	15	14	
10	8	9	11	10	


$$Y = B_0$$

$$\Rightarrow D_0 = B_0$$



# Demultiplexers:- These are opposite of multiplexers  
It performs one to many operation

e) Block diagram



$$\text{No. of Output lines} = n \Rightarrow n = 2^m$$

$$\text{Select lines} = m$$

There are several types of Demultiplexers which are as follows:-

- (1) 1:4 Demux
- (2) 1:8 Demux
- (3) 1:16 Demux


→ 1:4 Demultiplexer (one line to 4 lines)

Select Input		Outputs				Result
S <sub>1</sub>	S <sub>0</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
0	0	0	0	0	1	D <sub>0</sub>
0	1	0	0	1	0	D <sub>1</sub>
1	0	0	1	0	0	D <sub>2</sub>
1	1	1	0	0	0	D <sub>3</sub>

Truth Table


1:4	D <sub>0</sub>
	D <sub>1</sub>
	D <sub>2</sub>
	D <sub>3</sub>

Block diagram



#### 1:4 DEMULTIPLEXER

# Decoders :- It gets active through multiplexers and it is used to select multiple devices.  
A decoder is a logic circuit that converts an N-bit binary input code into m output lines such that only one output line is activated for each one of the possible combination of inputs.





There are several types of decoder that are as follows

- 1) 2:4 decoder
- 2) 3:8 decoder
- 3) 4:16 decoder


## → 2: 4 Decoder

Select lines		Output			
A	B	$F_0$	$F_1$	$F_2$	$F_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



A	B	$F_0$	$F_1$	$F_2$	$F_3$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

## → 3: 8 Decoder



If they are selected through signal '0' then  
jaha jaha '1' hai vaha vaha 0 rakh  
denge aur jaha 0 hai vaha 1


It is also known as binary to Octal decoder

E	INPUT			OUTPUT						
	A	B	C	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	F <sub>4</sub>	F <sub>5</sub>	F <sub>6</sub>
1	X	X	X	-	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	1	0	0
0	1	0	1	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1
0	1	1	1	0	0	0	0	1	0	0

for making this enable at active low i.e '0'

then put bubble in the block diagram and  
put 0 in place of 1 and also put + in  
place of 0

## # Introduction of Sequential Circuits



Block diagram of Sequential Circuit

- State :- The element of memory element at any instant of time

$$\Rightarrow \text{Input} + \text{Present state} = \text{Output}$$

Sequential Circuits are classified into two types


- Asynchronous Sequential Circuit = A sequential circuit whose behaviour depends upon the sequence in which the input signals changes is referred to as 'asynchronous sequential circuits'. The output will be effected whenever the input changes

- Synchronous Sequential Circuits - A sequential circuit whose behaviour can be defined from the knowledge of its signal at discrete instants of time is referred to as 'Synchronous Sequential Circuit'

- ⇒ Memory ~~device~~ in Asynchronous Sequential Circuit is time delay device also called gate type asynchronous system.

A synchronous sequential circuit is a combinational circuit with feedback

- ⇒ In synchronous sequential circuits we can make the use of pulse which define high as logic 1 and low as logic 0 as shown in figure



We can also see Master clock generator, it generates periodic train of clock pulse.

# Flip flop:- It is bistable multivibrator memory element which means it has two stable states



- When  $Q=1$ , then we'll say flip flop is at high state or logic 1 or set
- When  $Q=0$ , then we'll say flip flop is at low state or logic 0 or reset

⇒ Applications of flip flop

- 1) Can be used in storage devices
- 2) Can be used in counter, shift register


⇒ Latch = Non clocked flip flop are called latch  
It lock any single binary bit into '1' or '0'

⇒ Gated latch = If the enable signal is active/high then only the output can be 1 or 0 otherwise not. That is why enable is also called Gating signal

⇒ Active high input latch:- Set/Reset input will be only on low state but if any of them is changed then it will go on high state


⇒ Active low Input latch:- Generally the set/reset will remain on active high state and if any of set or reset will be pulsed/changed then it'll goes on active low

# SR Latch (Set - Reset)




⇒ NOR SR Latch

	S	R	$Q_n$	$\bar{Q}_n$	$Q_{n+1}$	$\bar{Q}_{n+1}$	
case1 [	0	0	0	1	0	1	No change
	0	0	1	0	1	0	Reset
case2 [	0	1	0	1	0	1	Set
	0	1	1	0	0	1	forbidden state
case3 [	1	0	0	1	1	0	
	1	0	1	0	1	0	
case4 [	1	1	0	1			
	1	1	1	0			



depends on present input and previous output

→ NAND Gate SR LATCH



depends on present state and previous output

Present Input		Present State		Next State	
S	R	Qn	Q-bar-n	Qn+1	Q-bar-n+1
0	0	0	1	forbidden	
0	0	1	0	forbidden	
0	1	0	1	1	0
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	0	1
1	1	0	1	0	1
1	1	1	0	1	0


Show truth table

S	R	Comment
0	0	forbidden stat
0	1	Set
1	0	reset
1	1	No change


Date: / / Page no: \_\_\_\_\_

Converting this latch into OR latch & High Nand latch

Step:-



This is active High Nand latch




This is active low OR latch

Inputs	Outputs	Comments
S R	Qn Q-bar-n	
0 0	0 0	No change
0 1	0 1	Reset
1 0	1 0	Set
1 1	? ?	Forbidden


# The Gated S-R Latch :- In this latch we required enable signals. Gated S-R Latch is also called ~~level~~ clocked S-R latch. This latch works only for active enable signal that is for logic 1 only.

When the level of clock signal is high then we call it level triggered flip flop.



Inputs		Enable	Output	
S	R	EN	Q	$\bar{Q}$
0	0	High	0	1
0	1	High	1	0
1	0	High	1	0
1	1	High	Invalid / forb. idden	


⇒ The Gated D - latch



D represented data

Input	Enable	D	Q	$\bar{Q}$
D	En	0	0	1
0	High	0	0	1
1	High	1	1	0

# Edge triggering:-




The state may either change either at +ve edge or -ve edge / falling edge


- positive transition of pulse is called +ve edge.
- negative transition of pulse is called -ve edge.

The transition by +ve edge or negative edge is called 'edge triggering'

⇒ clock cycle by +ve edge




⇒ -ve edge triggered



There are three types of edge triggered flip flop

- SR flip flop
- D flip flop
- JK flip flop


# Triggered SR flip flop



- for  $Q_1$ ,  $S_1 = (\overline{S} \cdot \text{clock}) \Rightarrow S_1 = \overline{S} + \text{clock}$
- for  $Q_2$ ,  $R_2 = (\overline{R} \cdot \text{clock}) \Rightarrow R_2 = \overline{R} + \text{clock}$

clock	$\bar{S}$	$\bar{R}$	$Q$	$\bar{Q}$
0	X	X	NO change	
1	0	0	NO change	
1	0	1	0	1
1	1	0	1	0
1	1	1	INVALID / forbidden	

Timing diagram:-



⇒ Truth Table of SR flip flop

#	Clock	S	R	$Q_{n+1}$
	0	X	X	$Q_n$
	1	0	0	$Q_n$
c	1	0	1	0
	1	1	0	1
	1	1	1	INVALID

⇒ characteristic table

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

⇒ excitation table:-

Input		Output	
$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$Q_n$	00	01	11	10
S	0	0	X	1
R	1	1	0	X

$$\Rightarrow Q_{n+1} = Q_n \bar{R} + S$$

## Important Question

Ques1) Write a short note on weighted & Non weighted code

Sol: Weighted binary codes are those binary codes which allow the positional weight principle. Each position of the number represents a specific weights. Several system of the codes are used to express the decimal digit 0 through 9. In these codes each decimal digit is represented by a group of four bits. Example :- BCD codes, 8421 codes, 6421, 4221, 5211, 3321 etc

Non weighted code or un weighted codes are those codes in which the digit value does not depend upon their position i.e each digit position within the number is not assigned fixed value. Example :- Excess 3 code & gray code

Ques2) What are the uses of excess 3 code?

Ans Excess -3 code is also known as self complementary because it can easily be complemented (9's compliment) to perform addition in the case of subtraction.

It is used to express code used to express decimal number. It is mainly used in arithmetic operation.

Ques3) What are the uses of BCD code?

- Ans • It is useful for representation decimal number whose powers of two would give cumulative errors or for representing currency where 2 decimal places are only necessary.
- They are also used in alphanumeric displays where the data only need to be in the range 0 to 9, it is useful for storing two digit in one byte, when alpha ASCII characters are not required.
- It is a form of binary encoding where each digit in a decimal number is represented in the form of bits
- This encoding can be done in either 4 bit or 8 bit (usually 4 bit is preferred)
- It is fast and efficient system that converts the decimal number into binary number as compared to the existing binary system
- There are generally used in digit displays where manipulation of data is quite a task
- Thus BCD plays an important role here because the manipulation is done treating each digit as a separate single sub circuit

Ques 4) What are the uses of Gray code?

- Ans
- The Gray code is used in the transmission of digital signal as it minimize the occurrence of error
  - The Gray code is preferred over the straight

binary code in angle measuring devices like  
of the Gray code almost eliminates the  
possibility of an angle misread, which is  
likely if the angle is represented in  
straight binary. The cyclic property of  
the Gray code is a plus in this  
application.

- The Gray code is used for labelling the axes  
of Karnaugh maps, a graphical technique used  
for minimization of Boolean expression.
- The use of gray code to address program  
memory in computer minimizes power consumption.  
this is due to fewer address lines  
changing state with advances in the program  
counter
- Gray codes are also very useful in genetic  
algorithm since mutation in the code allow  
for mostly incremental changes. However  
occasionally a one bit change can result  
in a big leap, thus leading to a new pro-  
portion.
- These codes are precisely used in electro  
optical switches and electrochemical signals
- These codes are also use in the conversion  
from analog to digital format.
- Use of this code in locating for rotational  
position of the shafts

ques) What are the diff b/w the sequential &  
combinational circuit

- In this output depends only upon present  
input
- speed is fast
- It is designed easy
- There is no feedback b/w input and output
- This is time independent
- Elementary building blocks: Logic gates
- Used for arithmetic as well as boolean  
operation
- Combinational circuits don't have capability  
to store any state
- As combinational circuits don't have clock, they  
don't require triggering
- These circuits do not have any memory  
element
- It is easy to use and handle
- Example - Encoder, Decoder, Multiplexer &  
Demultiplexer

#### Sequential Circuit


- In this output depend upon present as well as  
past input
- speed is slow
- It is designed tough as compared to combinatio-  
nally circuit
- There exists a feedback path b/w input  
and output
- This is time dependent

- 6) Elementary building block : flip-flops
- 7) Mainly used for storing data
- 8) Sequential circuit have capability to show any state or to retain earlier state
- 9) As sequential circuit are clock dependent they need triggering
- = 10) These circuit have memory element
- 11) It is not easy to use and handle
- 12) Examples:- flip-flops, counter


(Ques) Implement the following equation in NAND & NOR Gate  $y = \bar{A}B + A\bar{B}$

Soln ① Implementing  $y = \bar{A}B + A\bar{B}$  in NAND Gate


Step 1:- Draw the basic logic diagram



# Step 2:- Apply bubble at the output of And Gates and Input of OR Gate.




Step 3:-




Hence this is the implementation of Boolean eq. in NAND Gate

② Implementing  $y = \bar{A}B + A\bar{B}$  in NOR Gate


Step 1:- Draw the Basic logic diagram



Step 2:- Apply bubble at the output of NOR gate and input of AND gate



Step 3:-



Ques) Explain the following in details

i) Binary No. system      (ii) Decimal No. system

iii) Octal No. system      (iv) Hexadecimal No. system

Ans i) Binary No. system = A binary number is a number expressed in the base 2 numeral system or binary numeral system, a method of mathematical expression which uses only two symbols typically "0" and "1". The base 2 numeral system is a positional notation with a radix of 2 each digit is referred to as a bit, or binary digit.

ii) Decimal number system = The decimal number system is the standard system for denoting integers and non-integers. It is the extension to non integer number of Hindu Arabic numeral system. The way of denoting number in the decimal system is often referred to as decimal notation. Base = 10

iii) Octal number system :- The octal numeral system or oct for short, is the base 8 number system and uses the digit 0 to 7, that is to say 10 octal represent eight and 100 octal represent 60 four ~~four~~

iv) Hexadecimal number system = Hexadecimal is the name of the numbering system that is base 16. This system, therefore, has numeral from 0 to 15 that means that two digit decimal numbers 10 - 15 must be represented by a single

Date / / Page no. \_\_\_\_\_  
numeral to exist in the numbering system

Ques) Explain the terms 'SOP' & 'POS'

Ans SOP = SOP stands for sum of products  
The sum of product expression comes from the fact that two or more products (AND) are summed (OR) together. That is the output from two or more AND gates are connected to the input of an OR gate so that they are effectively OR'ed together to create the final AND-OR logically output

POS = POS stands for Product of sum.  
The Product of sum expression comes from the fact that two or more sums (OR) are added (AND) together. That is the output from two or more OR gates are connected to the input of an AND gate so that they are effectively AND'ed together to create the final OR-AND output

Ques) Convert SR flip flop to D flip flop

Soln Truth Table for D flip flop

Step 1:-

	$Q_n$	$Q_{n+1}$
0	X	0
1	X	1

Excitation table for SR flip flop

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Truth Table of D flip flop

Excitation table of SR flip flop

	D	$Q_n$	$Q_{n+1}$	S	R
0 -	0	0	0	0	X
1 -	0	1	0	0	1
2 -	1	0	1	1	0
3 -	1	1	1	X	0

conversion table.

Now we'll make k map :-

[NOTE:-  $Q_{n+1}$  is an output]

Step 2:-


- K map for S

$Q_n$	0	1		$S = D$
0	0	1		
1	2	1	*	

- K map for R

$Q_n$	0	1		$R = \bar{D}$
0	0	X	1	
1	2		3	

step 3:- Now we are going to draw the circuit



circuit diagram

Ques 10) Write the diff. b/w synchronous &amp; Asynchronous logic circuit

Synchronous sequential circuit

Asynchronous sequential circuit

- These circuit are easy to design
- A clocked flip flop acts as memory element
- They are slower
- The status of memory element will change any time as soon as input is changed
- flip flop are used in asynchronous sequential circuit
- These circuit are difficult to design
- An unclocked flip flop or time delay element is used as memory element
- faster as clock is not present
- latches are used in Asynchronous sequential circuit.

## Ques 1) Diff b/w Analogue Signals and digital Signals


Characteristics	Analog signal	Digital signal	use	can be used in analog device only	Suitable for Digital electronic device such as computers and cell phone
Adaptability	All less adaptable to variety of use	All more adaptable to variety of use			
continuity	Takes on continuous range of amplitude wave	Takes on form of discrete values of uniform space from in the time	Rate of transmission	slower when compared to digital	Much faster with better productivity
TYPE of data	continuous in nature	discrete in nature	Applications	Thermometer	PDA, PCs
wave type	Sin waves	Square wave	Examples	Human voice, Thermo - meter, Analog phones	Computer, Digital phones, Digital pens
Medium of transmission	wire / cables	wire			
Type of values	positive / negative	positive values only			
Security	Non encryption	Encryption			
Power consumption	Analog instrument consume large amount of power	Digital instrument consume very small amount of power			
Recording data	Records sound waves as they are	converts into a binary waveform			
Latency / Bandwidth	Low	High			

## Ques 2) What is D flip flop?


A D flip flop is a digital electronic circuit used to delay the change of state of its output signal ( $Q$ ) until the next rising edge of a clock timing input signal occurs.

## Ques 3) Explain the function of a D flip flop using a suitable diagram and discuss how it works as a latch.

A D flip flop is a digital electronic circuit used to delay the change of state of its output signal ( $Q$ ) until the next rising edge of a clock timing input signal occurs.



By connecting together four, 1-bit data latches so that all their clock inputs are connected together and are clocked at the same time, a simple "4 bit" Data latch can be made as shown below



Ques 1) Convert J-K flip flop to D flip flop?  
SOL NOTE - for conversion of any flip flop you

Date: / / Page no: \_\_\_\_\_  
need truth table of destination flip flop and excitation table of source flip flop

Truth table of D JK\* flip flop

D	Qn	Qn+1
0	X	0
1	X	1

Excitation table of J K flip flop

Qn	Qn+1	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Truth table of D flip flop

D	Qn	Qn+1	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

Conversion table

⇒ Kmap for J :-

D	Qn	Qn+1	J
0	0	'X'	
1	1	'X'	


J = D

Date: / / Page no.:

$\Rightarrow$  K map for B :-

D	Qn	0	1
0	X	1	
1	2 X	3	

$$K = \overline{D}$$



Ques) Convert SR flip flop to JK flip flop  
Truth table of JK flip flop

J	K	Qn	Qn+1
0	0	X	Qn
0	1	X	0
1	0	X	1
1	1	X	Qn

Excitation table of JSR flip flop

Qn	Qn+1	S R
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0

Truth table of JK flip flop :-


	J	K	Qn	Qn+1	S	R
0	0	0	0	0	0 X	
1	0	0	1	1	X 0	
2	0	1	0	0	0 X	
3	0	1	1	0	0 1	
4	1	0	0	1	1 0	
5	1	0	1	1	X 0	
6	1	1	0	1	1 0	
7	1	1	1	0	0 1	

$\Rightarrow$  K map for S :-

JK	Qn	00	01	11	10	
0	0	0	X	3	2	$S = \overline{Qn}J + QnK \overline{Qn}T$
1	1	1	X	0	1	$S = \overline{Qn} (J\bar{T} + K\bar{T}) \overline{Qn}J$

$\Rightarrow$  K map for R :-

JK	Qn	00	01	11	10	
0	0	X	1	2	X	
1	+	s	+1	1	s	$R = QnK$



Ques 16) What is J-K flip flop?

Ans The JK flip flop is basically a Gated SR flip flop with the addition of a clock input that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1".

A JK flip flop is called an universal flip flop because it can be configured to work as an SR flip-flop, D flip flop or T flip flop.

Ques 17) Which circuit is used in Traffic signal?

Ans Coming to the working principle of traffic lights the main IC is 4017 counter IC which is used to glow the Red, Yellow and Green LED respectively. 555 timer acts as a pulse generator providing an input to the 4017 counter IC.

Ques 18) Define Counter

Ans Counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred often in relationship to a clock. The most common type is a sequential digital logic circuit with an input line called the clock and multiple output lines.

Ques 19) Define Registers

Ans A register is a group of binary cells suitable for holding binary information. A group of cascaded flip-flops used to store related

bits of information is known as registers. Registers are a type of computer memory used to quickly accept, store and transfer data and instruction that are being used immediately by the CPU. The registers used by the CPU are often termed as processor register.

Ques 20) Convert Excess 3 code as decimal

$$1) (0110\ 0111\ 1000)_{\text{Ex-3}} = (?)_{10}$$

$$\begin{array}{r} \text{so}\ \text{110}\ 0111\ 1000 \\ \hline 6\ 7\ 8 \\ -3\ -3\ -3 \\ 3\ 4\ 5 \end{array} \Rightarrow (345)_{10}$$

$$2) (00010111\ 0001111\ 1\text{x}3)_{\text{Ex-3}} = (?)_{10}$$

$$\begin{array}{r} \text{so}\ \text{110}\ 1011\ 1100\ 0111 \\ \hline 6\ 11\ 12\ 7 \\ -3\ -3\ -3\ -3 \\ 3\ 8\ 9\ 4 \end{array} \Rightarrow (3894)_{10}$$

Ques 21) Convert Decimal to BCD

$$1) (345)_{10} = (?)_{\text{BCD}}$$

$$\begin{array}{r} \text{so}\ \text{110} \\ \downarrow\ \downarrow\ \downarrow \\ 0011\ 0100\ 0101 \end{array} \Rightarrow (0011\ 0100\ 0101)_{\text{BCD}}$$

$$2) (26)_{10} = (?)_{\text{BCD}}$$

$$\begin{array}{r} \text{so}\ \text{110} \\ \downarrow\ \downarrow\ \downarrow \\ 0010\ 0110 \end{array} \Rightarrow (0010\ 0110)_{\text{BCD}}$$

$$3) (2019)_{10} = (?)_{\text{BCD}}$$

$$\begin{array}{r} \text{so}\ \text{110} \\ \downarrow\ \downarrow\ \downarrow\ \downarrow \\ 0010\ 0000\ 0001\ 1001 \end{array} \Rightarrow (0010\ 0000\ 0001\ 1001)_{\text{BCD}}$$

Ques 22) Convert binary to gray

1)  $1001_2$

Gray

3)  $10110$

Gray

2)  $(111)_2$

Gray

4)  $111011$

Gray

Ques 23) Master Slave flip flop explain?

Sol) Master slave flip flop is a type of clocked flip flop consisting of master and slave element that are clocked on complementary transition of the clock signal.

firstly the master flip flop is positive level triggered flip flop and the slave flip flop is negative level triggered, so the master responds before the slave. If  $J=0$  and  $K=1$  the high 'Q' output of the master goes to the K input of the slave and the clock forces the slave to reset thus the slave copies the master

Two similar flip flop in sequence. The first is called Master, the second is called the Slave because it follows the action of the Master. And when the master is awake, the slave is sleeping and vice versa. If the master is triggered by the edge of the clock, the slave on the -ve edge of the same clock so, they never meet

and collide with each other

The clocked JK latch acts as the master and the clocked SR latch acts as the slave

NOTE:- The JK flip flop name has been kept as the inventors name of the circuit known as Jack Kilby  
→ T flip flop stands for 'toggle' flip flop.

Ques 24) What is the uses of flip flop

Ans) Flip flops are used to design Registers

# USE of SR FLIP FLOP

- It is used to keep record of different values of variable state like intermediate input or output
- The SR flip-flop is very effective in removing the effects of switch bounce, which is the unwanted noise caused during the switching of electronic devices

# USE of JK FLIP FLOP

- It is widely used in shift registers, counters, PWM and computer application

# USE of T FLIP FLOP

- It is used in counter design
- These flip flop are used for constructing binary counters
- They are used in frequency dividers
- This types of sequential circuits is also present in binary addition devices

### Synchronous Data Transfer

- 1) Two unit shares a common clock
- 2) Data transfer b/w sender & receiver is synchronized with same clock pulse
- 3) Used b/w devices that matches in speed
- 4) Bits are transmitted continuously to keep the frequency synchronous in both units
- 5) Synchronous means 'at the same time' (due to common clock)
- 6) fast
- 7) costly

### Asynchronous Data Transfer

- 1) Two units are independent & each have its own clock
- 2) Data trans. b/w sender & receiver is not synchronized with same clock pulse
- 3) Used b/w devices that not matches in speed
- 4) Bits are sent only when it is available & line remains idle when there is no info. to be transferred
- 5) Asynchronous means "regular interval" (due to no common clock)
- 6) slow
- 7) economical

→ Asynchronous Data transfer b/w two independent unit requires control signals to be transmitted b/w communicating units to indicate the line at which data is to be transmitted.

There are two types of method used in Asynchronous

- 1) Stroke control
- 2) Handshaking method

1) Stroke control = In this method sender sends the strobe pulse to the receiver which informs

### Stroke signal

the receiver that the sender is going to send the data transfer.

There is a drawback of this method i.e. when sender sends stroke signal to receiver to inform that the data transfer is about to start but in return the receiver didn't send any kind of signal.


2) Handshaking method = In this method the sender tells the receiver by sending signal that the data transfer is about to start in return the receiver also send the signal by which the sender understand that receiver is ready for taking data received the data

### Strobe control


⇒ It employs a single control line to time each transfer  
⇒ The strobe may be activated by either source or destination

Source initiate strobe for data transfer

Destination initiated strobe for data transfer



(a) Block diagram



(b) Block diagram




(c) Timing diagram




(d) Timing diagram

eg = memory write control signal from CPU to memory unit



eg - memory issued (outgoing) signal from CPU to memory unit




⇒ Disadvantage of Strobe control

- 1) Source unit that initiates the transfer has no way of knowing whether the destination unit has actually received the data items that was placed in the bus.
- 2) Similarly, Destination unit that initiates the transfer has no way of knowing whether the source unit has actually placed the data on the bus


### # Handshaking Method


- ⇒ It solves the problem of strobe method by introducing a second control signal that provides a reply to the unit that initiates the transfer
- ⇒ Strobe control + Acknowledgement signal [Two wire control]

#### Source initiated



#### Destination initiated





## # Advantages

- 1) It provides a high degree of flexibility & reliability
- 2) If one unit is faulty, the data transfer is not completed. Such an error can be detected by time out mechanism which produces an alarm if the data transfer is completed within a predetermined time.